



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam



A LOS ASISTENTES A LOS CURSOS DEL CENTRO DE EDUCACION
CONTINUA

Las autoridades de la Facultad de Ingeniería, por conducto del Jefe del Centro de Educación Continua, otorgan una constancia de asistencia a quienes cumplan con los requisitos establecidos para cada curso. Las personas que deseen que aparezca su título profesional precediendo a su nombre en la constancia, deberán entregar copia del mismo o de su cédula a más tardar el SEGUNDO DIA de clases, en las oficinas del Centro con la señorita encargada de inscripciones.

El control de asistencia se llevará a cabo a través de la persona encargada de entregar las notas del curso. Las inasistencias serán computadas por las autoridades del Centro, con el fin de entregarle constancia solamente a los alumnos que tengan un mínimo del 80% de asistencia.

Se recomienda a los asistentes participar activamente con sus ideas y experiencias, pues los cursos que ofrece el Centro están planeados para que los profesores expongan una tesis, pero sobre todo, para que coordinen las opiniones de todos los interesados constituyendo verdaderos seminarios...

Es muy importante que todos los asistentes llenen y entreguen su hoja de inscripción al inicio del curso. Las personas comisionadas por alguna institución deberán pasar a inscribirse en las oficinas del Centro en la misma forma que los demás asistentes, entregando el oficio respectivo.

Con objeto de mejorar los servicios que el Centro de Educación Continua ofrece, al final del curso se hará una evaluación a través de un cuestionario diseñado para emitir juicios anónimos por parte de los asistentes.

10.- DIRECCION DE OFICINA:

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

9 CALLE, NUMERO Y NUMERO INTERIOR 41

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

42 COLONIA Y/O CIUDAD. 71

ZONA POSTAL:

--	--

--	--

72 73

ESTADO

--	--

74 76

A

3

 80 M

7

 80

11.- ASOCIACIONES A LAS QUE PERTENECE :

PRINCIPAL :

--	--

6 7

OTRAS :

--	--

8 9

--	--

10 11

--	--

12 13

--	--

14 15

A

4

 80 M

8

 80

____ A ____ DE ____ DE 19 ____
FECHA DE ELABORACION

FIRMA

PARA USO EXCLUSIVO DEL CENTRO DE EDUCACION CONTINUA

CODIFICO :	REVISO :	OBSERVACIONES :

INTRODUCCION A LAS MINICOMPUTADORAS (FDP-II)
1979

Fecha	Duración		Profesor
Julio 6	17 a 21 h	I ELEMENTOS DE UNA COMPUTADORA	ING. MARCIAL PORTILLA ROBERTSON
" 7	9 a 13 h	II ARQUITECTURA DE FDP-II	DR. ADOLFO GUZMAN ARENAS
" 7	13 a 14 h	COMIDA	
" 7	14 a 18 h	III MODOS DE DIRECCIONAMIENTO	ING. LUIS CORDERO BARBOA
" 13	17 a 21 h	IV CONJUNTO DE INSTRUCCIONES	M. EN C. MARCIAL PORTILLA ROBERTSON
" 14	9 a 13 h	IV CONJUNTO DE INSTRUCCIONES	" " "
" 14	13 a 14 h	COMIDA	
" 14	14 a 18 h	V MANEJO DE SUBRUTINAS	DR. ADOLFO GUZMAN ARENAS
" 20	17 a 21 h	VI MANEJO DE ENTRADA/SALIDA	ING. DANIEL RIOS ZERTUCHE
" 21	9 a 13 h	LABORATORIO (Lab. de Computación, F.I.)	ING. LUIS CORDERO BARBOA
	13 a 14 h	COMIDA	
	14 a 18 h	LABORATORIO	" " " "
" 27	17 a 21 h	VII APLICACIONES	DR. VICTOR GEREZ GREISER
" 28	9 a 13 h	LABORATORIO (Lab. de Computación, F.I.)	ING. DANIEL RIOS ZERTUCHE
	13 a 14 h	COMIDA	
	14 a 15 h	LABORATORIO	" " "

DIRECTORIO DE PROFESORES DEL CURSO INTRODUCCION A LAS
MINICOMPUTADORAS (FDP-II) 1979.


ING. LUIS CORDERO BARBOA
Jefe de Laboratorio de Computación
Facultad de Ingeniería
UNAM
México 20, D.F.
Tel. 550.52.15 Ext. 4750

DR. VICTOR GEREZ GREISER
Profesor Titular
Ingeniería Mecánica y Eléctrica
Facultad de Ingeniería
UNAM
México 20, D.F.
Tel. 550.52.15 Ext. 3746

DR. ADOLFO GUZMAN ARENAS
Investigador
Instituto de Investigaciones en Matemáticas
Aplicadas y en Sistemas
UNAM
México 20, D.F.
Tel. 550.52.15 Ext. 4584 y 4585

M. EN C. MARCIAL PORTILLA ROBERTSON (Coordinador)
Jefe de la Sección de Computación
Edificio de Ingeniería Mecánica y Eléctrica
Facultad de Ingeniería
UNAM
México 20, D.F.
Tel. 550.52.15 Ext. 3746

ING. DANIEL RIOS ZERTUCHE ORTUÑO
Jefe del Pórtico Técnico
Coordinación de Informática
S.H.C.P.
Palacio Nat. Edif. 6-2°
México 1, D.F.
Tel. 522.37.81



EVALUACION DE LA ENSEÑANZA

CURSO: INTRODUCCION A LAS MINICOM-
PUTADORAS (PDP-II)

FECHAS : Del 6 al 28 de Julio, 1979.

	DOMINIO DEL TEMA	EFICIENCIA EN EL USO DE AYUDAS AUDIOVISUALES	MANT. DEL INTERES (AMENIDAD, FACILIDAD DE EXPRESION, COMU- NICACION CON LOS ASISTENTES)	PUNTUALIDAD
Elementos de una Computadora (Portilla)				
Arquitectura de PDP-II (Guzmán)				
Modos de Direccionamiento (Cordero)				
Conjunto de Instrucciones (Portilla)				
Manejo de subrutinas (Guzmán)				
Manejo de entrada/salida (Rfos)				
Laboratorio (Cordero)				
Aplicaciones (Gerez)				
Laboratorio (Rfos)				
ESCALA DE EVALUACION DEL 1 AL 10 edcs. 27, VI, 79.				



EVALUACION DEL CURSO

	CONCEPTO	EVALUACION
1.	APLICACION INMEDIATA DE LOS CONCEPTOS EXPUESTOS	
2.	CLARIDAD CON QUE SE EXPUSIERON LOS TEMAS	
3.	GRADO DE ACTUALIZACION LOGRADO CON EL CURSO	
4.	CUMPLIMIENTO DE LOS OBJETIVOS DEL CURSO	
5.	CONTINUIDAD EN LOS TEMAS DEL CURSO	
6.	CALIDAD DE LAS NOTAS DEL CURSO	
7.	GRADO DE MOTIVACION LOGRADO CON EL CURSO	

ESCALA DE EVALUACION DE 1 A 10

1. ¿Qué le pareció el ambiente del Centro de Educación Continua?
Muy agradable Agradable Desagradable

2. Medio de comunicación por el que se enteró del curso:

Periódico Excélsior Periódico Novedades Folleto del Curso

Cartel mensual Radio Universidad Comunicación carta, teléfono, verbal, etc.

3. Medio de transporte utilizado para venir al Palacio de Minería:

Automóvil particular Metro Otro medio


4. ¿Qué cambios haría usted en el programa para tratar de perfeccionar el curso?

5. ¿Recomendaría el curso a otras personas? Sí No

6. ¿Qué curso le gustaría que ofreciera el Centro de Educación Continua?

7. ¿Qué servicios desearía que tuviese el CEC para los asistentes a cursos?

8. Otras sugerencias:





centro de educación continua
división de estudios superiores
facultad de ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO 1: ELEMENTOS DE UNA COMPUTADORA

M. en C. MARCIAL PORTILLA R.
JULIO-79

1

SYSTEMS. PROGRAMMING JOHN J. DONOVAN

background

This book has two major objectives: to teach procedures for the design of software systems and to provide a basis for judgement in the design of software. To facilitate our task, we have taken specific examples from systems programs. We discuss the design and implementation of the major system components.

What is systems programming? You may visualize a computer as some sort of beast that obeys all commands. It has been said that computers are basically people made out of metal or, conversely, people are computers made out of flesh and blood. However, once we get close to computers, we see that they are basically machines that follow very specific and primitive instructions.

In the early days of computers, people communicated with them by *on* and *off* switches denoting primitive instructions. Soon people wanted to give more complex instructions. For example, they wanted to be able to say $X = 30 + Y$; given that $Y = 10$, what is X ? Present day computers cannot understand such language without the aid of systems programs. Systems programs (e.g., compilers, loaders, macro processors, operating systems) were developed to make computers better adapted to the needs of their users. Further, people wanted more assistance in the mechanics of preparing their programs.

Compilers are systems programs that accept people-like languages and translate them into machine languages. Loaders are systems programs that prepare machine language programs for execution. Macro processors allow programmers to use abbreviations. Operating systems and file systems allow flexible storing and retrieval of information (Fig. 1.1).

There are over 100,000 computers in use now in virtually every application. The productivity of each computer is heavily dependent upon the effectiveness, efficiency, and sophistication of the systems programs.

In this chapter we introduce some terminology and outline machine structure and the basic tasks of an operating system.




FIGURE 1.1 Foundations of systems programming

1.1 MACHINE STRUCTURE

We begin by sketching the general hardware organization of a computer system (Fig. 1.2).




FIGURE 1.2 General hardware organization of a computer system

Memory is the device where information is stored. Processors are the devices that operate on this information. One may view information as being stored in the form of ones and zeros. Each one or zero is a separate binary digit called a bit. Bits are typically grouped in units that are called words, characters, or bytes. Memory locations are specified by addresses, where each address identifies a specific byte, word, or character.

The contents of a word may be interpreted as data (values to be operated on) or instructions (operations to be performed). A processor is a device that performs a sequence of operations specified by instructions in memory. A program (or procedure) is a sequence of instructions.

Memory may be thought of as mailboxes containing groups of ones and zeros. Below we depict a series of memory locations whose addresses are 10,000 through 10,002.

Address	Contents
10,000	0000 0000 0000 0001
10,001	0011 0000 0000 0000
10,002	0000 0000 0000 0100

An IBM 1130 processor treating location 10,001 as an instruction would interpret its contents as a "halt" instruction. Treating the same location as numerical data, the processor would interpret its contents as the binary number 0011 0000 0000 0000 (decimal 12,288). Thus instructions and data share the same storage medium.

Information in memory is coded into groups of bits that may be interpreted as characters, instructions, or numbers. A code is a set of rules for interpreting groups of bits, e.g., codes for representation of decimal digits (BCD), for characters (EBCDIC, or ASCII), or for instructions (specific processor operation codes). We have depicted two types of processors: Input/Output (I/O) processors and Central Processing Units (CPUs). The I/O processors are concerned with the transfer of data between memory and peripheral devices such as disks, drums, printers, and typewriters. The CPUs are concerned with manipulations of data stored in memory. The I/O processors execute I/O instructions that are stored in memory; they are generally activated by a command from the CPU. Typically, this consists of an "execute I/O" instruction whose argument is the address of the start of the I/O program. The CPU interprets this instruction and passes the argument to the I/O processor (commonly called I/O channels).

The I/O instruction set may be entirely different from that of the CPU and may be executed asynchronously (simultaneously) with CPU operation. Asynchronous operation of I/O channels and CPUs was one of the earliest forms of multiprocessing. Multiprocessing means having more than one processor operating on the same memory simultaneously.

Since instructions, like data, are stored in memory and can be treated as data, by changing the bit configuration of an instruction — adding a number to it — we may change it to a different instruction. Procedures that modify themselves are

called *impure* procedures. Writing such procedures is poor programming practice. Other programmers find them difficult to read, and moreover they cannot be shared by multiple processors. Each processor executing an impure procedure modifies its contents. Another processor attempting to execute the same procedure may encounter different instructions or data. Thus, impure procedures are not readily reusable. A *pure* procedure does not modify itself. To ensure that the instructions are the same each time a program is used, pure procedures (*re-entrant code*) are employed.

1.2 EVOLUTION OF THE COMPONENTS OF A PROGRAMMING SYSTEM

1.2.1 Assemblers

Let us review some aspects of the development of the components of a programming system.

At one time, the computer programmer had at his disposal a basic machine that interpreted, through hardware, certain fundamental instructions. He would program this computer by writing a series of ones and zeros (machine language), place them into the memory of the machine, and press a button, whereupon the computer would start to interpret them as instructions.

Programmers found it difficult to write or read programs in machine language. In their quest for a more convenient language, they began to use a *mnemonic* (symbol) for each machine instruction, which they would subsequently translate into machine language. Such a mnemonic machine language is now called an *assembly language*. Programs known as *assemblers* were written to automate the translation of assembly language into machine language. The input to an assembler program is called the *source program*; the output is a machine language translation (*object program*).

1.2.2 Loaders

Once the assembler produces an object program, that program must be placed into memory and executed. It is the purpose of the loader to assure that object programs are placed in memory in an executable form.

The assembler could place the object program directly in memory and transfer control to it, thereby causing the machine language program to be executed.

However, this would waste core¹ by leaving the assembler in memory while the user's program was being executed. Also the programmer would have to retranslate his program with each execution, thus wasting translation time. To overcome the problems of wasted translation time and wasted memory, systems programmers developed another component, called the loader.

A *loader* is a program that places programs into memory and prepares them for execution. In a simple loading scheme, the assembler outputs the machine language translation of a program on a secondary storage device and a loader is placed in core. The loader places into memory the machine language version of the user's program and transfers control to it. Since the loader program is much smaller than the assembler, this makes more core available to the user's program.

The realization that many users were writing virtually the same programs led to the development of "ready-made" programs (packages). These packages were written by the computer manufacturers or the users. As the programmer became more sophisticated, he wanted to mix and combine ready-made programs with his own. In response to this demand, a facility was provided whereby the user could write a main program that used several other programs or subroutines. A *subroutine* is a body of computer instructions designed to be used by other routines to accomplish a task. There are two types of subroutines: closed and open subroutines. An *open subroutine* or *macro definition* is one whose code is inserted into the main program (flow continues). Thus if the same open subroutine were called four times, it would appear in four different places in the calling program. A *closed subroutine* can be stored outside the main routine, and control transfers to the subroutine. Associated with the closed subroutine are two tasks the main program must perform: transfer of control and transfer of data.

Initially, closed subroutines had to be loaded into memory at a specific address. For example, if a user wished to employ a square root subroutine, he would have to write his main program so that it would transfer to the location assigned to the square root routine (SQRT). His program and the subroutine would be assembled together. If a second user wished to use the same subroutine, he also would assemble it along with his own program, and the complete machine language translation would be loaded into memory. An example of core allocation under this inflexible loading scheme is depicted in Figure 1.3, where core is depicted as a linear array of locations with the program areas shaded.

¹Main memory is typically implemented as magnetic cores; hence *memory* and *core* are used synonymously.




FIGURE 1.3 Example core allocation for absolute loading

Note that program 1 has "holes" in core. Program 2 overlays and thereby destroys part of the SQRT subroutine.

Programmers wished to use subroutines that referred to each other symbolically and did not want to be concerned with the address of parts of their programs. They expected the computer system to assign locations to their subroutines and to substitute addresses for their symbolic references.

Systems programmers noted that it would be more efficient if subroutines could be translated into an object form that the loader could "relocate" directly behind the user's program. The task of adjusting programs so they may be placed in arbitrary core locations is called *relocation*. Relocating loaders perform four functions:

1. Allocate space in memory for the programs (*allocation*)
2. Resolve symbolic references between object decks (*linking*)
3. Adjust all address-dependent locations, such as address constants, to correspond to the allocated space (*relocation*)
4. Physically place the machine instructions and data into memory (*loading*).

The various types of loaders that we will discuss ("compile-and-go," absolute, relocating, direct-linking, dynamic-loading, and dynamic-linking) differ primarily in the manner in which these four basic functions are accomplished.

The period of execution of a user's program is called *execution time*. The period of translating a user's source program is called *assembly or compile time*. *Load time* refers to the period of loading and preparing an object program for execution.

1.2.3 Macros

To relieve programmers of the need to repeat identical parts of their program,

operating systems provide a macro processing facility, which permits the programmer to define an abbreviation for a part of his program and to use the abbreviation in his program. The macro processor treats the identical parts of the program defined by the abbreviation as a *macro definition* and saves the definition. The macro processor substitutes the definition for all occurrences of the abbreviation (macro call) in the program.

In addition to helping programmers abbreviate their programs, macro facilities have been used as general text handlers and for specializing operating systems to individual computer installations. In specializing operating systems (systems generation), the entire operating system is written as a series of macro definitions. To specialize the operating system, a series of macro calls are written. These are processed by the macro processor by substituting the appropriate definitions, thereby producing all the programs for an operating system.

1.2.4 Compilers

As the user's problems became more categorized into areas such as scientific, business, and statistical problems, specialized languages (*high level languages*) were developed that allowed the user to express certain problems concisely and easily. These high level languages — examples are FORTRAN, COBOL, ALGOL, and PL/I — are processed by compilers and interpreters. A *compiler* is a program that accepts a program written in a high level language and produces an object program. An *interpreter* is a program that appears to execute a source program as if it were machine language. The same name (FORTRAN, COBOL, etc.) is often used to designate both a compiler and its associated language.

Modern compilers must be able to provide the complex facilities that programmers are now demanding. The compiler must furnish complex accessing methods for pointer variables and data structures used in languages like PL/I, COBOL, and ALGOL 68. Modern compilers must interact closely with the operating system to handle statements concerning the hardware interrupts of a computer (e.g. conditional statements in PL/I).

1.2.5 Formal Systems

A formal system is an uninterpreted calculus. It consists of an alphabet, a set of words called axioms, and a finite set of relations called rules of inference. Examples of formal systems are: set theory, boolean algebra, Post systems, and Backus Normal Form. Formal systems are becoming important in the design, implementation, and study of programming languages. Specifically, they can be

used to specify the *syntax* (form) and the *semantics* (meaning) of programming languages. They have been used in syntax-directed compilation, compiler verification, and complexity studies of languages.

1.3 EVOLUTION OF OPERATING SYSTEMS

Just a few years ago a FORTRAN programmer would approach the computer with his source deck in his left hand and a green deck of cards that would be a FORTRAN compiler in his right hand. He would:

1. Place the FORTRAN compiler (green deck) in the card hopper and press the load button. The computer would load the FORTRAN compiler.
2. Place his source language deck into the card hopper. The FORTRAN compiler would proceed to translate it into a machine language deck, which was punched onto red cards.
3. Reach into the card library for a pink deck of cards marked "loader," and place them in the card hopper. The computer would load the loader into its memory.
4. Place his newly translated object deck in the card hopper. The loader would load it into the machine.
5. Place in the card hopper the decks of any subroutines which his program called. The loader would load these subroutines.
6. Finally, the loader would transfer execution to the user's program, which might require the reading of data cards.

This system of multicolored decks was somewhat unsatisfactory, and there was strong motivation for moving to a more flexible system. One reason was that valuable computer time was being wasted as the machine stood idle during card-handling activities and between jobs. (A *job* is a unit of specified work, e.g., an assembly of a program.) To eliminate this waste, the facility to *batch* jobs was provided, permitting a number of jobs to be placed together into the card hopper to be read. A *batch operating system* performed the task of batching jobs. For example the batch system would perform steps 1 through 6 above retrieving the FORTRAN compiler and loader from secondary storage.

As the demands for computer time, memory, devices, and files increased, the efficient management of these resources became more critical. In Chapter 9 we discuss various methods of managing them. These resources are valuable, and inefficient management of them can be costly. The management of each resource has evolved as the cost and sophistication of its use increased.

In simple batched systems, the memory resource was allocated totally to a

single program. Thus, if a program did not need the entire memory, a portion of that resource was wasted. Multiprogramming operating systems with *partitioned core memory* were developed to circumvent this problem. *Multiprogramming* allows multiple programs to reside in separate areas of core at the same time. Programs were given a fixed portion of core (*Multiprogramming with Fixed Tasks* (MFT)) or a varying-size portion of core (*Multiprogramming with Variable Tasks* (MVT)).

Often in such partitioned memory systems some portion could not be used since it was too small to contain a program. The problem of "holes" or unused portions of core is called *fragmentation*. Fragmentation has been minimized by the technique of relocatable partitions (Burroughs 6500) and by paging (XDS 940, HIS 645). *Relocatable partitioned core* allows the unused portions to be condensed into one continuous part of core.

Paging is a method of memory allocation by which the program is subdivided into equal portions or pages, and core is subdivided into equal portions or blocks. The pages are loaded into blocks.

There are two paging techniques: *simple* and *demand*. In *simple paging* all the pages of a program must be in core for execution. In *demand paging* a program can be executed without all pages being in core, i.e., pages are fetched into core as they are needed (demanded).

The reader will recall from section 1.1 that a system with several processors is termed a multiprocessor system. The *traffic controller* coordinates the processors and the processes. The resource of processor time is allocated by a program known as the *scheduler*. The processor concerned with I/O is referred to as the *I/O processor*, and programming this processor is called *I/O programming*.

The resource of files of information is allocated by the *file system*. A *segment* is a group of information that a user wishes to treat as an entity. *Files* are segments. There are two types of files: (1) *directories* and (2) *data or programs*. *Directories* contain the locations of other files. In a hierarchical file system, *directories* may point to other *directories*, which in turn may point to *directories* or *files*.

Time-sharing is one method of allocating processor time. It is typically characterized by interactive processing and time-slicing of the CPU's time to allow quick response to each user.

A *virtual memory* (*name space*, *address space*) consists of those addresses that may be generated by a processor during execution of a computation. The *memory space* consists of the set of addresses that correspond to physical memory locations. The technique of *segmentation* provides a large name space and a good

protection mechanism. Protection and sharing are methods of allowing controlled access to segments.

1.4 OPERATING SYSTEM USER VIEWPOINT: FUNCTIONS

From the user's point of view, the purpose of an operating system (monitor) is to assist him in the mechanics of solving problems. Specifically, the following functions are performed by the system:

1. Job sequencing, scheduling, and traffic controller operation
2. Input/output programming
3. Protecting itself from the user; protecting the user from other users
4. Secondary storage management
5. Error handling

Consider the situation in which one user has a job that takes four hours, and another user has a job that takes four seconds. If both jobs were submitted simultaneously, it would seem to be more appropriate for the four-second user to have his run go first. Based on considerations such as this, job scheduling is automatically performed by the operating system. If it is possible to do input and output while simultaneously executing a program, as is the case with many computer systems, all these functions are scheduled by the traffic controller.

As we have said, the I/O channel may be thought of as a separate computer with its own specialized set of instructions. Most users do not want to learn how to program it (in many cases quite a complicated task). The user would like to simply say in his program, "Read," causing the monitor system to supply a program to the I/O channel for execution. Such a facility is provided by operating systems. In many cases the program supplied to the I/O channel consists of a sequence of closely interwoven interrupt routines that handle the situation in this way: "Hey, Mr. I/O Channel, did you receive that character?" "Yes, I received it." "Are you sure you received it?" "Yes, I'm sure." "Okay, I'll send another one." "Fine, send it." "You're sure you want me to send another one?" "Send it!"

An extremely important function of an operating system is to protect the user from being hurt, either maliciously or accidentally, by other users; that is, protect him when other users are executing or changing their programs, files, or data bases. The operating system must insure inviolability. As well as protecting users from each other, the operating system must also protect itself from users who, whether maliciously or accidentally, might "crash" the system. Students are great challengers of protection mechanisms. When the systems

programming course is given at M.I.T., we find that due to the large number of students participating it is very difficult to personally grade every program run on the machine problems. So for the very simple problems — certainly the first problem which may be to count the number of A's in a register and leave the answer in another register — we have written a grading program that is included as part of the operating system. The grading program calls the student's program and transfers control to it. In this simple problem the student's program processes the contents of the register, leaves his answer in another register, and returns to the grading program. The latter checks to find out if the correct number has been left in the answer register. Afterwards, the grading program prints out a listing of all the students in the class and their grades. For example:

VITA KOHN	--	CORRECT
RACHEL BUXBAUM	--	CORRECT
JOE LEVIN	--	INCORRECT
LOFTI ZADEH	--	CORRECT

On last year's run, the computer listing began as follows:

JAMES ARCHER	--	CORRECT
ED MCCARTHY	--	CORRECT
ELLEN NANGLE	--	INCORRECT
JOHN SCHWARTZ	--	MAYBE

(We are not sure how John Schwartz did this; we gave him an A in the course.)

Secondary storage management is a task performed by an operating system in conjunction with the use of disks, tapes, and other secondary storage for a user's programs and data.

An operating system must respond to errors. For example, if the programmer should overflow a register, it is not economical for the computer to simply stop and wait for an operator to intervene. When an error occurs, the operating system must take appropriate action.

1.5 OPERATING SYSTEM USER VIEWPOINT: BATCH CONTROL LANGUAGE

Many users view an operating system only through the batch system control cards by which they must preface their programs. In this section we will discuss a simple monitor system and the control cards associated with it. Other more complex monitors are discussed in Chapter 9.

Monitor is a term that refers to the control programs of an operating system. Typically, in a batch system the jobs are stacked in a card reader, and the monitor system sequentially processes each job. A job may consist of several separate programs to be executed sequentially, each individual program being called a *job step*. In a *batch monitor system* the user communicates with the system by way of a control language. In a simple batch monitor system we have two classes of control cards: execution cards and definition cards. For example, an execution card may be in the following format:

```
// step name EXEC name of program to be executed, Argument 1, Argument 2
```

The job control card, a definition card, may take on the following format:

```
// job name JOB User name, identification, expected time use, lines to
                be printed out, expected number of cards to be printed
                out.
```

Usually there is an end-of-file card, whose format might consist of /*, signifying the termination of a collection of data. Let us take the following example of a FORTRAN job.

```
//EXAMPLE JOB DONOVAN, T168,1,100,0
//STEP1 EXEC FORTRAN, NOPUNCH
        READ $100,N
        DO 100) = 1,N
        12 = I*I
        13 = I*I*I
        100 PRINT $100, I, I2, I3
        $100 FORMAT (I,10)
        END
/*
//STEP2 EXEC LOAD
/*
//STEP3 EXEC OBJECT
        10
/*
```

The first control card is an example of a definition card. We have defined the user to be Donovan. The system must set up an accounting file for the user, noting that he expects to use one minute of time, to output a hundred lines of output, and to punch no cards. The next control card, EXEC FORTRAN, NOPUNCH, is an example of an execution card; that is, the system is to execute the program FORTRAN, given one argument - NOPUNCH. This argument allows the monitor system to perform more efficiently; since no cards are to be punched, it need not utilize the punch routines. The data to the compiler is the FORTRAN program shown, terminated by an end-of-file card /*.

The next control card is another example of an execution card and in this

case causes the execution of the loader. The program that has just been compiled will be loaded, together with all the routines necessary for its execution, whereupon the loader will "bind" the subroutines to the main program. This job step is terminated by an end-of-file card. The EXEC OBJECT card is another execution card, causing the monitor system to execute the object program just compiled. The data card, 10, is input to the program and is followed by the end-of-file card.

The simple loop shown in Figure 1.4 presents an overview of an implementation of a batch monitor system. The monitor system must read in the first card, presumably a job card. In processing a job card, the monitor saves the user's name, account number, allotted time, card punch limit, and line print limit. If the next control card happens to be an execution card, then the monitor will load the corresponding program from secondary storage and process the job step by transferring control to the executable program. If there is an error during processing, the system notes the error and goes back to process the next job step.




FIGURE 1.4. Main loop of a simple batch monitor system

1.6 OPERATING SYSTEM USER VIEWPOINT: FACILITIES

For the applications-oriented user, the function of the operating system is to provide facilities to help solve problems. The questions of scheduling or protection are of no interest to him; what he is concerned with is the available software. The following facilities are typically provided by modern operating systems:

1. Assemblers
2. Compilers, such as FORTRAN, COBOL, and PL/I
3. Subroutine libraries, such as SINE, COSINE, SQUARE ROOT
4. Linkage editors and program loaders that bind subroutines together and prepare programs for execution
5. Utility routines, such as SORT/MERGE and TAPE COPY
6. Application packages, such as circuit analysis or simulation
7. Debugging facilities, such as program tracing and "core dumps"
8. Data management and file processing
9. Management of system hardware

Although this "facilities" aspect of an operating system may be of great interest to the user, we feel that the answer to the question, "How many compilers does that operating system have?" may tell more about the orientation of the manufacturer's marketing force than it does about the structure and effectiveness of the operating system.

1.7 SUMMARY

The major components of a programming system are:

1. Assembler

Input to an assembler is an *assembly language program*. Output is an object program plus information that enables the loader to prepare the object program for execution.

2. Macro Processor

A *macro call* is an abbreviation (or name) for some code. A *macro definition* is a sequence of code that has a name (macro call). A *macro processor* is a program that substitutes and specializes macro definitions for macro calls.

3. Loader

A loader is a routine that loads an object program and prepares it for execution.

BACKGROUND

There are various loading schemes: absolute, relocating, and direct-linking. In general, the loader must *load*, *relocate*, and *link* the object program.

4. Compilers

A compiler is a program that accepts a source program "in a high-level language" and produces a corresponding object program.

5. Operating Systems

An operating system is concerned with the allocation of resources and services, such as memory, processors, devices, and information. The operating system correspondingly includes programs to manage these resources, such as a *traffic controller*, a *scheduler*, *memory management module*, *I/O programs*, and a *file system*.

Input-Output Devices

DIGITAL PRINCIPLES AND
APPLICATIONS



MALVIO/LEACH

In any digital system it is necessary to have a link of communication between man and machine. This communication link is often called the "man-machine interface" and it presents a number of problems. Digital systems are capable of operating on information at speeds much greater than man's, and this is one of their most important attributes. For example, a large-scale digital computer is capable of performing more than 500,000 additions per second.

The problem here is to provide data input to the system at the highest possible rate. At the same time, there is the problem of accepting data output from the system at the highest possible rate. The problem is further magnified since most digital systems do not speak English, or any other language for that matter, and some system of symbols must therefore be used for communication (there is at present a considerable amount of research in this area, and some systems have been developed which will accept spoken commands and give oral responses on a limited basis).

Since digital systems operate in a binary mode, a number of code systems which are binary representations have been developed and are being used as the language of communication between man and machine. In this chapter we discuss a number of these codes and, at the same time, consider the necessary input-output equipment.

The primary objective of this chapter is to acquire the ability to

1. Explain how Hollerith code and ASCII code are used in input/output media.
2. Discuss techniques for magnetic recording of digital information, including RZ, RZI, and NRZI.
3. Describe the limitations of a number of different digital input/output units.
4. Draw the logic diagrams for a simple tree decoder and a balanced multiplicative decoder.

10-1 PUNCHED CARDS

One of the most widely used media for entering data into a machine, or for obtaining output data from a machine, is the punched card. Some common examples of these cards are college registration cards, government checks, monthly oil company statements, and bank statements. It is quite simple to use this medium to represent binary information, since only two conditions are required. Typically, a hole in the card represents a 1 and the absence of a hole represents a 0. Thus, the card provides the means of presenting information in binary form, and it is only necessary to develop the code.

The typical punched card used in large-scale data-processing systems is 7 1/4 in long, 3 1/4 in wide, and 0.007 in thick. Each card has 80 vertical columns, and there are 12 horizontal rows, as shown in Fig. 10-1. The columns are numbered 1 through 80 along the bottom edge of the card. Beginning at the top of the card, the rows are designated 12, 11, 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9. The bottom edge of the card is the 9 edge, and the top edge is the 12 edge. Holes in the 12, 11, and 0 rows are called *zone punches*, and holes in the 0 through 9 rows are called *digit punches*. Notice that row 0 is both a zone and a digit-punch row. Any number, any letter in the alphabet, or any of several special characters can be represented on the card by punching one or more holes in any one column. Thus, the card has the capacity of 80 numbers, letters, or combinations.

Probably the most widely used system for recording information on a punched card is the *Hollerith code*. In this code the numbers 0 through 9 are represented by a single punch in a vertical column. For example, a hole punched in the fifth row of column 12 represents a 5 in that column. The letters of the alphabet are represented by two punches in any one column. The letters A through I are represented by a zone punch in row 12 and a punch in rows 1 through 9. The letters J through R are represented by a zone punch in row 11 and a punch in rows 1 through 9. The letters S through Z are represented by a zone punch in row 0 and a punch in rows 2 through 9. Thus, any of the 10 decimal digits and any of the 26 letters of the alphabet can be represented in a binary fashion by punching the proper holes in the card. In addition, a number of special characters can be represented by punching combinations of holes in a column which are not used for the numbers or letters of the alphabet. These characters are shown with the proper punches in Fig. 10-1.

An easy device for remembering the alphabetic characters is the phrase "J.R. is 11." Notice that the letters J through R have an 11 punch, those before have a 12 punch, and those after have a 0 punch. It is also necessary to remember that S begins on a 2 and not a 1.

Example 10-1

Decode the information punched in the card in Fig. 10-2.

Solution

Column 1 has a 12 punch in row 0 and a punch in row 3. It is therefore the letter T. Column 2 has a zone punch in row 12 and another punch in row 8. It is




Fig. 10-1. Standard punched card using Hollerith code.


therefore the letter H. Continuing in this fashion, you should see that the complete message reads, "THE QUICK BROWN FOX JUMPED OVER THE LAZY DOGS WALK."

With this card code, any alphanumeric (alphabetic and numeric) information can be used as input to a digital system. On the other hand, the system is capable of delivering alphanumeric output information to the user. In scientific disciplines, the information might be missile flight number, location, or guidance information such as pitch rate, roll rate, and yaw rate. In business disciplines, the information could be account numbers, names, addresses, monthly statements, etc. In any case, the information is punched on the card with one character per column, and the card is then capable of containing a maximum of 80 characters.

Each card is considered as one block or unit of information. Since the machine operates on one card at a time, the punched card is often referred to as a "unit record." Moreover, the digital equipment used to punch cards, read cards into a system, sort cards, etc., is referred to as "unit-record equipment."

Occasionally, the information used with a digital system is entirely numeric; that is, no alphabetic or special characters are required. In this case, it is possible to input the information to the system by punching the cards in a straight binary fashion. In this system, the absence of a punch is a binary 0, and a punch is a

Fig. 10-2. Example 10-1.



binary 1. It is then possible to punch $80 \times 12 = 960$ bits of binary information on one card.

Many large-scale data-processing systems use binary information in blocks of 36 bits. Each block of 36 bits is called a "word." You will recall from the previous chapter that a register capable of storing a 36-bit word must contain 36 flip-flops. There is nothing magical about the 36-bit word, and there are in fact other systems which operate with other word lengths. Even so, let's see how binary information arranged in words of 36 bits might be punched on cards.

There are two methods. The first method stores the information on the card horizontally by punching across the card from left to right. The first 36-bit word is punched in row 9 in columns 1 through 36. The second word is also in row 9, in columns 37 through 72. The third word is in row 8, columns 1 through 36, and so on. Thus a total of twenty-four 36-bit words can be punched in the card in straight binary form. It is then possible to store 864 bits of information on the card.

The second method involves punching the information vertically in columns rather than rows. Beginning in row 12 of column 1, the first 12 bits of the word are punched in rows 12, 11, 10, . . . , 9. The next 12 bits are punched in column 2, and the remaining 12 bits are punched in column 3. Thus, a 36-bit word can be punched in every three columns. The card is then capable of containing twenty-six 36-bit words.

The most common method of entering information into punched cards initially is by means of the key-punch machine. This machine operates very much the same as a typewriter, and the speed and accuracy of the operation depend entirely on the operator. The information on the punched cards can then be read into the digital system by means of a card reader. The information can be entered into the system at the rate of 100 to 1,000 cards per minute, depending on the type of card reader used.

The basic method for changing the punched information into the necessary electrical signals is shown in Fig. 10-3. The cards are stacked in the read hopper and are drawn from it one at a time. Each card passes under the read heads, which are either brushes or photocells. There is one read head for each column on the card, and when a hole appears under the read head an electrical signal is generated.




Fig. 10-3. Card-reading operation.

Input-Output Devices

265

Thus, each signal from the read heads represents a binary 1, and this information can be used to set flip-flops which form the input storage register. The cards then pass over other rollers and are placed in the stacker. There is quite often a second read head which reads the data a second time to provide a validity check on the reading process.

Example 10-2

Suppose a deck of cards has binary data punched in them. Each card has twenty-four 36-bit words. If the cards are read at a rate of 600 cards per minute, what is the bit rate at which data are entering the system?

Solution

Since each card contains 24 words, the data rate is $24 \times 600 = 14,400$ words per minute. This is equivalent to $36 \times 14,400 = 518,400$ bits per minute, or $518,400/60 = 8,640$ bits per second.

Punched cards can also be used as a medium for accepting data output from a digital system. In this case, a stack of blank cards (having no holes punched in them) are held in a hopper in a card punch which is controlled by the digital system. The blank cards are drawn from the hopper one at a time and punched with the proper information. They are then passed under read heads, which check the validity of the punching operation, and stacked in an output hopper. Card punches are capable of operating at 100 to 250 cards per minute, depending on the system used.

Punched cards present a number of important advantages, the first of which is the fact that the cards represent a means of storing information permanently. Since the information is in machine code, and since this information can be printed on the top edge of the card, this is a very convenient means of communication between man and machine, and between machine and machine. There is also a wide variety of peripheral equipment which can be used to process information stored on cards. The most common are sorters, collators, calculating punches, reproducing punches, and accounting machines. Moreover, it is very easy to correct or change the information stored, since it is only necessary to remove the desired card(s) and replace it (them) with the corrected one(s). Finally, these cards are quite inexpensive.

10-2 PAPER TAPE

Another widely used input-output medium is punched paper tape. It is used in much the same way as punched cards. Paper tape was developed initially for the purpose of transmitting telegraph messages over wires. It is now used extensively for storing information and for transmitting information from machine to machine. Paper tape differs from cards in that it is a continuous roll of paper; thus, any amount of information can be punched into a roll. It is possible to record any alphabetic or numeric character, as well as a number of special characters, on paper tape by punching holes in the tape in the proper places.




Fig. 10-4. Punched paper tape. (a) Eight-hole code. (b) Example 10-3.

There are a number of codes for punching data in paper tape, but one of the most widely used is the eight-hole code in Fig. 10-4a. Holes, representing data, are punched in eight parallel channels which run the length of the tape. (The channels are labeled 1, 2, 4, 8, parity, 0, X, and end of line.) Each character—numeric, alphabetic, or special,—occupies one column of eight positions across the width of the tape.

Numbers are represented by punches in one or more channels labeled 0, 1, 2, 4, and 8, and each number is the sum of the punch positions. For example, 0 is represented by a single punch in the 0 channel; 1 is represented by a single punch in the 1 channel; 2 is a single punch in channel 2; 3 is a punch in channel 1 and a punch in channel 2, etc. Alphabetic characters are represented by a combination of punches in channels X, 0, 1, 2, 4, and 8. Channels X and 0 are used much as the zone punches in punched cards. For example, the letter A is designated by punches in channels X, 0, and 1. The special characters are represented by combinations of punches in all channels which are not used to designate either numbers or letters. A punch in the end-of-line channel signifies the end of a block of information, or the end of record. This is the only time a punch appears in this channel.

As a means of checking the validity of the information punched on the tape, the parity channel is used to ensure that each character is represented by an odd number of holes. For example, the letter C is represented by punches in channels X, 0, 1, and 2. Since an odd number of holes is required for each character, the code for the letter C also has a punch in the parity channel, and thus a total of five punches is used for this letter.

Example 10-3

What information is held in the perforated tape in Fig. 10-4b?

Input-Output Devices

Solution


The first character has punches in channels 0, 1, and 2, and this is the letter T. The second character is the letter H, since there are punches in channels X, 0, and 8. Continuing, you should see that the message is the same as that punched on the card in Example 10-1.

The row of smaller holes between channels 4 and 8 are guide holes, used to guide and drive the tape under the read positions. The information on the tape can be sensed by brushes or photocells as shown in Fig. 10-5. The method for reading information from the paper tape and inputting it into the digital system is very similar to that used for reading punched cards. Depending on the type of reader used, information can be read into the system at a rate of 150 to 1,000 characters per second. You will notice that this is only slightly faster than reading information from punched cards.

Paper tape can be used as a means of accepting information output from a digital system. In this case the system drives a tape punch which enters the data on the tape by punching the proper holes. Typical tape punches are capable of operating at rates of 15 characters per second, and the data are punched with 10 characters to the inch. The number of characters per inch is referred to as the "data density," and in this case the density is 10 characters per inch. Recording density is one of the important features of magnetic-tape recording which will be discussed in the next session.

Paper tape can also be perforated by a manual tape punch. This unit is very similar to an electric typewriter, and indeed in some cases electric typewriters with special punching units attached are used. The accuracy and speed of this method are again a function of the machine operator. One advantage of this method is that

Fig. 10-5. Paper-tape drive and reading mechanism.



the typewriter provides a written copy of what is punched into the tape. This copy can be used for verification of the punched information.

10-3 MAGNETIC TAPE

Magnetic tape has become one of the most important methods for storing large quantities of information. Magnetic tape offers a number of advantages over punched cards and punched paper tape. One of the most important is the fact that magnetic tape can be erased and used over and over. Reading and recording are much faster than with either cards or paper tape. However, they require the use of a tape-drive unit which is much more expensive than the equipment used with cards and paper tape. On the other hand, it is possible to store up to 20 million characters on one 2,400-ft reel of magnetic tape, and if a high volume of data is one of the system requirements, the use of magnetic tape is well justified. Most commonly, magnetic tape is supplied on 2,400-ft reels. The tape itself is a $\frac{1}{2}$ -in-wide strip of plastic with a magnetic oxide coating on one side.

Data are recorded on the tape in seven parallel channels along the length of the tape. The channels are labeled 1, 2, 4, B, A, B, and C as shown in Fig. 10-6. Since the information recorded on the tape must be digital in form, that is, there must be two states, it is recorded by magnetizing spots on the tape in one of two directions.

A simplified presentation of the write and read operations is shown in Fig. 10-7. The magnetic spots are recorded on the tape as it passes over the write head as shown in Fig. 10-7a. If a positive pulse of current is applied to the write-head coil, as shown in the figure, a magnetic flux is set up in a clockwise direction around the write head. As this flux passes through the record gap, it spreads slightly and passes through the oxide coating on the magnetic tape. This causes a small area on the tape to be magnetized with the polarity shown in the figure. If a current pulse of the opposite polarity is applied, the flux is set up in the opposite direction, and a spot magnetized in the opposite direction is recorded on the tape. Thus, it is possible to record data on the tape in a digital fashion. The spots shown in the figure are greatly exaggerated in size to show the direction of magnetization clearly.

In the read operation shown in Fig. 10-7b, a magnetized spot on the tape sets up a flux in the read head as the tape passes over the read gap. This flux induces a small voltage in the read-head coil which can be amplified and used to set or reset a flip-flop. Spots of opposite polarities on the tape induce voltages of opposite

Fig. 10-6. Magnetic-tape code.




Fig. 10-7. Magnetic-tape recording and reading. (a) Write operation. (b) Read operation.

polarities in the read coil, and thus both 1s and 0s can be sensed. There is one read/write head for each of the seven channels on the tape. Typically, read/write heads are constructed in pairs as shown in Fig. 10-8. Thus, the write operation can be set up as a self-checking operation. That is, data recorded on tape are immediately read as they pass over the read gap and can be checked for validity.

A coding system similar to that used to punch data on cards is used to record alphanumeric information on tape. Each character occupies one column of seven bits across the width of the tape. The code is shown in Fig. 10-6. There are two independent systems for checking the validity of the information stored on the tape.

The first system is a vertical parity bit which is written in channel C of the tape. This is called a "character-check bit" and is written in channel C to ensure that all characters are represented by an even number of bits. For example, the letter A is



Fig. 10-8. Magnetic-tape read/write heads.

represented by sprockets in channels 1, A, and B. Since this is only three spots, an additional spot is recorded in channel C to maintain even parity for this character.

The second system is the horizontal parity-check bit. This is sometimes referred to as the longitudinal parity bit, and it is written, when needed, at the end of a block of information or record. The total number of bits recorded in each channel is monitored, and at the end of a record, a parity bit is written if necessary to keep the total number of bits an even number. These two systems form an even-parity system. They could, of course, just as easily be implemented to form an odd-parity system. Information can also be recorded on the tape in straight binary form. In this case, a 36-bit word is written across the width of the tape in groups of six bits. Thus it requires six columns to record one 36-bit word.


The vertical spacing between the recorded spots on the tape is fixed by the positions of the read/write heads. The horizontal spacing is a function of the tape speed and the recording speed. Tape speeds vary from 50 to 200 in/s, but 75 and 112.5 in/s are quite common.

The maximum number of characters recorded in 1 in of tape is called the "recording density," and it is a function of the tape speed and the rate at which data are supplied to the write head. Typical recording densities are 200, 556, and 800 bits per inch. Thus it can be seen that a total of $800 \times 2,400 \times 12 = 23.02 \times 10^6$ characters can be stored on one 2,400-ft reel of tape. This would mean that the data would have to be stored with no gaps between characters or groups of characters.

For purposes of locating information on tape, it is most common to record information in groups or blocks called "records." In between records there is a blank space of tape called the "interrecord gap." This gap is typically a 0.75-in space of blank tape, and it is positioned over the read/write heads when the tape stops. The interrecord gap provides the space necessary for the tape to come up to the proper speed before recording or reading of information can take place. The total number of characters recorded on a tape is then also a function of the record length (for the total number of interrecord gaps, since they represent blank space on the tape).

The data as recorded on the tape, including records (actual data) and interrecord gaps, can be represented as shown in Fig. 10-9. If there were no interrecord gaps, the total number of characters recorded could be found by multiplying the length of the tape in inches by the recording density in characters per inch. If the record were exactly the same length as the interrecord gap, the total storage would be cut in half. Thus, it is desirable to keep the records as long as possible in order to use the tape most efficiently.

Fig. 10-9. Recording data on magnetic tape.



Given any one tape system and the recording density, it is a simple matter to determine the actual storage capacity of the tape. Consider the length of tape composed of one record and one record gap as shown in Fig. 10-9. This length of tape is repeated over and over down the length of the tape. The total number of characters that could be stored in this length of tape is the sum of the characters in the record R and the characters which could be stored in the record gap. The number of characters which could be stored in the gap is equal to the recording density D multiplied by the gap length G . Thus the total number of characters which could be stored in this length of tape is given by $R + GD$. The ratio of the characters actually recorded R to the total possible could be called a tape-utilization factor F and is given by

$$F = \frac{R}{R + GD} \quad (10-1)$$

Examination of the tape-utilization factor shows that if the total number of characters in the record is equal to the number of characters which could be stored in the gap, the utilization factor reduces to 0.5. This utilization factor can be used to determine the total storage capacity of a magnetic tape if the recording density and the record length are known. Thus the total number of characters stored on a tape $CHAR$ is given by

$$CHAR = LDF \quad (10-2)$$

where L = length of tape, in
 D = recording density, characters per inch.

For a standard 2,400-ft reel of tape having a 0.75-in record gap, the formula in Eq. (10-2) reduces to

$$CHAR = \frac{2,400 \times 12 \times DR}{R + 0.75D} \quad (10-3)$$

Example 10-4

What is the total storage capacity of a 2,400-ft reel of magnetic tape if data are recorded at a density of 556 characters per inch and the record length is 100 characters?

Solution

The total number of characters can be found using Eq. (10-3).

$$CHAR = \frac{2,400 \times 12 \times 556 \times 100}{100 + (0.75 \times 556)} = 3.10 \times 10^6$$

This result can be checked by calculating the tape-utilization factor.

$$F = \frac{100}{100 + (0.75 \times 556)} = \frac{1}{5.17} = 0.19$$

The maximum number of characters that can be stored on the tape is $2,400 \times 12 \times 556 = 16.0128 \times 10^6$. Multiplying this by the utilization factor gives

$$\text{CHAR} = 16.0128 \times 10^6 \times \frac{1}{5.17} = 3.10 \times 10^6$$

10-4 DIGITAL RECORDING METHODS

There are a number of methods for recording data on a magnetic surface. The methods fall into two general categories, called "return-to-zero" and "non-return-to-zero," and they apply to magnetic-tape recording as well as recording on magnetic disk and drum surfaces (magnetic-disk and magnetic-drum storage will be discussed in a later chapter).

In the previous section, it was stated that digital information could be recorded on magnetic tape by magnetizing spots on the tape with opposite polarities. This type of recording is known as return-to-zero, or RZ for short, recording. The technique for recording data on tape using this method is to apply a series of current pulses to the write-head winding as shown in Fig. 10-10. The current pulses set up corresponding fluxes in the write head, as shown in the figure. The spots magnetized on the tape have polarities corresponding to the direction of the flux waveform, and it is only necessary to change the direction of the input current to write 1s or 0s. Notice that the input current and the flux waveform return to a zero reference level between individual bits. Thus the term "return to zero."

When it is desired to read the recorded information from the tape, the tape is passed over the read heads and the magnetized spots induce voltages in the read-coil winding as shown in the figure. Notice that there is somewhat of a problem here, since all the pulses have both positive and negative portions. One method of detecting these levels properly is to strobe the output waveform. That is, the output-




Fig. 10-10. Return-to-zero recording and reading.




Fig. 10-11. Biased return-to-zero recording and reading.

voltage waveform is applied to one input of an AND gate (after being amplified), and a clock or strobe pulse is applied to the other input to the gate. The strobe pulse must be very carefully timed to ensure that it samples the output waveform at the proper time. This is one of the major difficulties of this type of recording, and it is therefore seldom used except on magnetic drums. On a magnetic drum, the strobe waveform can be recorded on one track of the drum, and thus the proper timing is achieved.

A second difficulty with this type of recording is the fact that between bits there is no record current, and thus between the spots on the tape the magnetic surface is randomly oriented. This means that if a new recording is to be made over old data, the new data have to be recorded precisely on top of the old data. If they are not, the old data will not be erased, and the tape will contain a conglomeration of information. The tape could be erased by installing another set of erase heads, but this is costly and unnecessary.

A method for curing these problems is to bias the record head with a current which will saturate the tape in either one direction or the other. In this system, a current pulse of positive polarity is applied only when it is desired to write a 1 on the tape as shown in Fig. 10-11. At all other times the flux in the write heads is sufficient to magnetize the entire track in the 0 direction. Now, recording data over old data is not a problem since the tape is effectively erased as it passes over the record heads. Moreover, the timing is not so critical since it is not necessary to record exactly over the previous data. When data are recorded in this fashion and then played back, a pulse appears at the output of the read winding only when a 1 has been recorded on the tape. This makes reading the information from the tape much simpler.

The non-return-to-zero, or NRZ, recording technique is a variation of the RZ technique where the write current pulses do not return to some reference level between bits. The NRZ recording technique can be best explained by examining the record-current waveform shown in Fig. 10-12. Notice that the current is at +I while recording 1s and at -I while recording 0s. Since the current levels are always at either +I or -I the recording problems of the first RZ system do not exist here.

Notice that the voltage at the read-winding output has a pulse only when the recorded data change from a 1 to a 0 or vice versa. Therefore, some means of sensing the recorded data is necessary for the read operation. If the read-winding voltage is amplified and used to set or reset a flip-flop as shown in the figure, the A side of the flip-flop is high during each time that a 1 is being read. It is low during





Fig. 10-12. NRZ recording and reading.

any time when the data being read is a 0. Thus if the A output of the flip-flop is used as a control signal at one input of an AND gate, while the other input is a clock, the output of the AND gate is an exact replica of the digital data being read. Notice that the clock must be carefully synchronized with the data train from the read-head winding. Notice also that the maximum rate of flux changes occurs when recording (or reading) alternate 1s and 0s.

In comparing this with the RZ recording methods, you can see that the NRZ method offers the distinct advantage that the maximum rate of flux changes is only one-half that for RZ recording. Thus the read/write heads and associated electronics can have reduced requirements for operation at the same rates, or they are capable of operating at twice the rate for the same specifications.

A variation on this basic form of NRZ recording is shown in Fig. 10-13. This technique is quite often called "non-return-to-zero-inverted," NRZI, since both 1s and 0s are recorded at both the high and low saturation-current levels. The key to this method of recording is that a 1 is sensed whenever there is a flux change, whether it be positive or negative. If the read-winding output voltage is amplified and presented to the OR gate as shown in the figure, the output of the gate will be the desired data train. The upper Schmitt trigger is sensitive only to positive pulses, while the lower one is sensitive only to negative pulses. Both outputs of the Schmitt triggers are low until a pulse arrives. At this time the output goes positive for a fixed duration and generates the desired output pulse.

Fig. 10-13. NRZI recording and reading.



10-5 OTHER PERIPHERAL EQUIPMENT

A wide variety of peripheral equipment has been developed for use with digital systems. Only a cursory description of some of the various equipment will be given here, and the reader is encouraged to study equipment of particular interest by consulting the data manuals of the various manufacturers.

One of the simplest means of inputting information into a digital system is by the use of switches. These switches could be push-button, toggle, etc., but the important thing is the fact that they are capable of representing binary information. A row of 10 switches could, for example, be switched to represent the 10 binary bits in a 10-bit word.

Similarly, one of the simplest means of reading data out of a digital system is to put lights on the outputs of the flip-flops in a storage register. Admittedly, this is a rather slow means of communication, since the operator must convert the displayed binary data into something more meaningful. Nevertheless, this represents an inexpensive and practical means of communication between man and machine.

A much more sophisticated method for reading data out of a digital system is by means of a cathode-ray tube. One type of cathode-ray tube used is very similar to the tube used in oscilloscopes, and the operation of the tube is nearly the same. The unit is generally used to display curves representing information which has been processed by the system, and a camera can be attached to some units to photograph the display for a permanent record. The information displayed might be the transient response of an electrical network or a guided-missile trajectory.

A second type of cathode-ray tube for display is called a "charactron." It has the ability to display alphanumeric characters on the face of the screen. This tube operates by shooting an electron beam through a matrix (mask) which has each of the characters cut in it. As the beam passes through the matrix it is shaped in the form of the character through which it passes, and this shaped beam is then focused on the face of the screen. Since the operation of the electron beam is very fast, it is possible to write information on the face of the tube, and the operator can then read the display.

Some tubes of this type which are used in large radar systems have matrices with the proper characters to display map coordinates, friendly aircraft, unfriendly aircraft, etc. The operator thus sees a display of the surrounding area complete with all aircraft properly designated, in the vicinity. These systems usually have an additional accessory called a "light pen" which enables the operator to input information into the digital system by placing the light pen on the surface of the tube and activating it. The operator can do such things as expand an area of interest, request information on an unidentified flying object, and designate certain aircraft as targets.

A somewhat more common piece of equipment, but nevertheless useful when large quantities of data are being handled, is the printer. Printers are available which will print the output data in straight binary form, octal form, or all the alphanumeric characters. The typical printer has the ability to print information on a 120-space line at rates from a few hundred lines up to over 1,200 lines per minute. The simplest printers are converted, or specially made, electric typewriters.

10

known as "character-at-a-time printers." They are relatively slow and operate at speeds of 10 to 30 characters per second.

A more sophisticated printer is known as the "line-at-a-time printer" since an entire line of 120 characters is printed in one operation. This type of printer is capable of operation at rates of around 250 lines per minute.

Somewhat faster operation is possible with machines which use a print wheel. The print-wheel printer is composed of 120 wheels, one for each position on the line to be printed. These wheels rotate continuously, and when the proper character is under the print position a hammer strikes an inked ribbon against the paper, which contacts the raised character on the print wheel. Wheel printers are capable of operation at the rate of 1,250 lines per minute and have a maximum capacity of 160 characters per line.

One other very important piece of peripheral equipment is the digital plotter. These units are being used more and more in a wide variety of tasks, including automatic drafting, numerical control, production artwork masters (used to manufacture integrated circuits), charts and graphs for management information, maps and contours, biomedical information, and traffic analysis, as well as a host of other applications. A somewhat hybrid form of digital plotting is used when the digital output of a system is converted to analog form (digital-to-analog conversion is the subject of the next chapter) to drive servomotors which position a cursor or pen. A piece of graph paper is positioned on a flat plotting surface, and the pen is caused to move across the paper in response to numbers received from the digital system.

Another digital plotting system, which is more truly a digital plotter, makes use of bidirectional stepping motors to position the pen and thus plot the information on graph paper. In this system, which is known as a "digital incremental plotter," the necessity for digital-to-analog conversion is eliminated, and these systems are usually less expensive and smaller in size. Digital incremental plotters are capable of plotting increments as small as 0.0025 in and offer much greater accuracies than the hybrid model. Furthermore, these plotters are capable of plotting at the rate of 4 1/2 in/s and providing a complete system of annotation and labeling.

10-6 TELETYPEWRITER TERMINALS

The teletypewriter (TTY) is presently one of the most popular *input/output* units. A TTY is an important and versatile link between man and computer, whether the computer is of the small-scale general-purpose type, or a large-scale model used on a timeshare basis. It is common practice to use a TTY as a remote terminal connected to a large-scale general-purpose computer via telephone lines. The two binary logic levels (1 and 0) used in the TTY and the computer can be represented as two distinct audio frequencies which are then transmitted over telephone lines. An acoustic tone coupler is used in conjunction with the TTY to translate data from audio frequencies to logic levels, and vice versa. The central computer can be placed in a convenient site, and access to the computer via a TTY terminal is limited only by the requirement for a telephone line.

A TTY console consists of a basic keyboard for typing in information, and a printing mechanism for printing information output from the computer. Many TTYs are

also equipped with a paper-tape punch, and thus either input data or output data can be recorded on punched paper tape.

Most modern TTYs use an eight-hole punched paper tape. There has been an attempt to standardize on an alphanumeric code, and the American Standard Code for Information Interchange (ASCII) is widely used. An eight-hole code has $2^8 = 256$ combinations, sufficient to provide for both uppercase and lowercase alphabets, the 10 numerals, and a number of special characters and control signals. The ASCII code is shown in Table 10-1.

10-7 ENCODING AND DECODING MATRICES

Encoding and decoding matrices are often used to alter the form of the data being entered into or taken out of a system. A decoding matrix is used to decode the binary information in a digital system by changing it into some other number system. For example, in a previous chapter the binary output of a register was decoded into decimal form by means of AND gates, and the decoded output was used to drive nixie tubes. Encoding information is just the reverse process and could, for example, involve changing decimal signals into equivalent binary signals for entry into a digital system.

The most straightforward way of decoding information is simply to construct the necessary AND gates, as was done for the nixie tubes. Decoding in this fashion is quite simple and is most easily accomplished by using the truth table or waveforms for the signals involved. The decoding of a four-flip-flop counter would, for example, require 16 four-input AND gates, since there are 16 possible states determined by the four flip-flops. This type of decoding then requires $n \times 2^n$ diodes, where n is the number of flip-flops, for the complete decoding network.

Example 10-5

Draw the 16 gates necessary to decode a four-flip-flop counter.

Solution

The necessary gates can best be implemented by using a truth table to determine the necessary gate connections. The gates are shown in Fig. 10-14.

There is a second method of decoding which can be used to realize a savings in diodes. This method is referred to as "tree decoding," and it results in a reduction of the number of required diodes by grouping the states to be decoded. Decoding of the four-flip-flop counter discussed in the previous example can be accomplished by separating the counts into four groups. These groups are 0,1,2,3; 4,5,6,7; 8,9,10,11; and 12,13,14,15. Notice that the first group can be distinguished by an AND gate whose output is $\overline{D}C$, the second group by $\overline{D}\overline{C}$, the third group by $D\overline{C}$, and the last group by DC . Each of these four groups can then be divided in half by using B or \overline{B} . These eight subgroups can then be further divided into the 16 counts by using A and \overline{A} . The complete decoding network is shown in Fig. 10-15.

Table 10-1
THE AMERICAN STANDARD CODE FOR INFORMATION EXCHANGE*

	000	001	010	011	100	101	110	111	
0000	NULL	DC ₀	Ⓢ	Ⓢ	Ⓢ	P			Unassigned
0001	SOM	DC ₁	!	!	A	Q			
0010	EOA	DC ₂	"	"	B	R			
0011	FIM	DC ₃	#	#	C	S			
0100	EOT	DC ₄	1	1	D	T			
0101	WRU	ERR	%	%	E	U			
0110	RU	SYNC	Δ	Δ	F	V			
0111	BELL	LEM	Ⓢ	Ⓢ	G	W			
1000	FE ₀	S ₀			H	X			
1001	HT	S ₁	}	}	I	Y			
1010	LF	S ₂	:	:	J	Z			
1011	VITAB	S ₃	;	;	K	[
1100	FF	S ₄	<	<	L	\			
1101	CR	S ₅	=	=	M]			
1110	SO	S ₆	>	>	N	^			
1111	SI	S ₇	~	~	O	_			

Example

100	0001
-----	------

 = A
b₃-----b₀

The abbreviations used in the figure mean:			
NULL	Null idle	CR	Carriage return
SOM	Start of message	SO	Shift out
EOA	End of address	SI	Shift in
EOM	End of message	DC ₀	Device control
			Reserved for data
EOT	End of transmission	DC ₁ - DC ₃	Link escape
WRU	"Who are you?"	ERR	Device control
RU	"Are you ...?"	SYNC	Error
BELL	Audible signal	LEM	Synchronous idle
FE	Format effector	SO ₀ - SO ₇	Logical end of media
HT	Horizontal tabulation		Separator (information)
SK	Skip (punched card)	ACK	Word separator (blank, normally non-printing)
LF	Line feed	Ⓢ	Acknowledge
VITAB	Vertical tabulation	Ⓢ	Unassigned control
FF	Form feed	ESC	Escape
		DEL	Delete idle

* Reprinted from *Digital Computer Fundamentals* by Thomas C. Barton. Copyright 1960, 1966 by McGraw-Hill, Inc. Used with permission of McGraw-Hill Book Company.




Fig. 10-14. Four-flip-flop counter decoding.

A saving of 8 diodes has been achieved, since the previous decoding scheme required 64 diodes and this method only requires 56. The saving in diodes here is not very spectacular, but the construction of a matrix in this manner to decode five flip-flops would result in a saving of 40 diodes. As the number of flip-flops to be decoded increases, the saving in diodes increases very rapidly.

This type of decoding matrix does have the disadvantage that the decoded signals must pass through more than one level of gates (in the previous method the signal passes through only one gate). The output signal level may therefore suffer considerable reduction in amplitude. Furthermore, there may be a speed limitation due to the number of gates through which the decoded signals must pass.

A third type of decoding network is known as a "balanced multiplicative decoder." This always results in the minimum number of diodes required for the decoding process. The idea is much the same as a tree decoder, since the counts to be decoded are divided into groups. However, in this system the flip-flops to be decoded are divided into groups of two, and the results are then combined to give





Fig. 10-15. Tree decoding matrix.

Fig. 10-16. Balanced multiplicative decoder.




the desired output signals. To decode the four flip-flops discussed previously, four groups are formed by combining flip-flops C and D just as before. In addition, flip-flops B and A are combined in a similar arrangement. The outputs of these eight gates are then combined in 16 AND gates to form the 16 output signals. The results are shown in Fig. 10-16. It can be seen that a total of 48 diodes are required; a saving of 16 diodes is then realized over the first method, while a saving of 8 diodes is realized over the tree method. This scheme again has the same disadvantages of signal-level degradation and speed limitation as the tree decoder.

Encoding a number is just the reverse of decoding. One of the simplest examples of encoding would be the use of a thumb-wheel switch (a 10-position switch) which is used to enter data into a digital system. The operator can set the switch to any one of 10 positions which represent decimal numbers. The output of the switch is then transformed by a proper encoding matrix which changes the decimal number to an equivalent binary number.

An encoding matrix which changes a decimal number to an equivalent binary number and stores it in a register is shown in Fig. 10-17. Setting the switch to a

Fig. 10-17. Decimal encoding matrix.






Fig. 10-18. Another decimal encoding matrix.

position places a positive voltage on the line connected to that position. Notice that the *R* and *S* input to each flip-flop is essentially the output of an OR gate.

For example, if the switch is set to position 1, the diodes connected to that line have a positive voltage on their plates (they are therefore forward-biased). Thus the set input to flip-flop A goes high while the reset inputs to flip-flops B, C, and D go high. This sets the binary number 0001 in the flip-flops, where A is the least significant bit. Notice that this encoding matrix requires 40 diodes. As might be expected, it is possible to reduce the number of diodes required by combining the input functions as was done with decoding matrices. One method of doing this is shown in Fig. 10-18; it represents a saving of 7 diodes, since this scheme requires only 33 diodes.

Any encoder or decoder can be constructed from basic gates as shown in this section, and when only one or two functions are needed this may provide the best technique. However, as shown in Chap. 3, many of the more common decoding functions are available as MSI ICs. Examples are the 7441 (or 74141) BCD-to-decimal decoder driver, the 7443 excess-3-to-decimal decoder, the 7446 BCD-to-seven-segment decoder driver, and the 74145 1-of-10 decoder driver. There are numerous others, and you are urged to consult manufacturers' data sheets for specific information.

There are also a few encoders available as MSI ICs—for example, the Fairchild 9318 eight-input priority encoder. This unit accepts eight inputs and produces a binary weighted code of the highest-order output. Again, you should consult specific manufacturers' data sheets for detailed information on encoders.

STUDY AIDS

Summary

Punched cards provide one of the most useful and widely used media for storing binary information. Each card is considered as a block or unit of information and is therefore referred to as a "unit record." Furthermore, punched-card equipment (punches, sorters, readers, etc.) is commonly called "unit-record equipment."

Alphanumeric information, as well as special characters, can be punched into cards by means of a code. The most common code in use is the Hollerith code.

A similar medium for information storage is punched paper tape. Alphanumeric and special characters are recorded by perforating the tape according to a code. There are a number of codes, but the one most commonly used is the eight-hole code. A perforated roll of paper tape is a continuous record and is thus distinct from the unit record (punched card).

For handling large quantities of information, magnetic tape is a most convenient recording medium. Magnetic tape offers the advantages of much higher processing rate and much greater recording densities. Moreover, magnetic tape can be erased and used over and over.

The three most common methods for recording on magnetic tape are the return-to-zero (RZ), the non-return-to-zero (NRZ), and the non-return-to-zero-inverted (NRZI). The NRZ and NRZI methods effectively erase or clean the tape automatically during the record operation and thus eliminate one of the problems of RZ recording. These two methods also lend themselves to higher recording rates.

Encoding and decoding matrices form an important part of input-output equipment. These matrices are generally used to change information from one form to another, for example, binary to octal, or binary to decimal, or decimal to binary.

There is a wide variety of digital peripheral equipment including unit-record equipment, printers, cathode-ray-tube displays, and plotters. The choice of peripheral equipment to be used with any system is a major engineering decision. The decision involves establishing the system requirements, studying the available equipment, meeting with the equipment manufacturers, and then making the decision based on operational characteristics, delivery time, and cost.

Glossary

alphanumeric information Information composed of the letters of the alphabet, the numbers, and special characters.

bit One binary digit.

character A number, letter, or symbol represented by a combination of bits.

decoding matrix A matrix used to alter the format of information taken from the output of a system.

encoding matrix A matrix used to alter the format of information being entered into a system.

Hollerith code The system for representing information by punching holes in a prescribed manner in a punched card.

interrecord gap A blank piece of tape between recorded information.

NRZ Non-return-to-zero recording.

NRZI Non-return-to-zero inverted recording.

parity The method of using an additional punched hole (or magnetic spot for magnetic recording) to ensure that the total number of holes (or spots) for each character is even or odd.

recording density The number of characters recorded per inch of tape.

tape-utilization factor The ratio of the number of characters actually recorded to the maximum number of characters that could be recorded.

unit record A punched card represents a unit record since each card contains a unit or block of information.

Review Questions

1. Describe some of the problems of the man-machine interface.
2. Describe a typical punched card (size, number of columns, number of rows).
3. Which rows are the zone punches on a punched card?
4. Which rows are the digit punches on a punched card?
5. What is the Hollerith code? What does "JR. is 11" signify?
6. How is binary information represented on a card; i.e., what does a hole represent, and what does the absence of a hole represent?
7. What is the meaning of unit record?
8. Name three pieces of unit-record peripheral equipment, and give a brief description of how they are used.
9. Describe the eight-hole code used to punch information into paper tape.
10. Describe how 1s and 0s are recorded on magnetic tape by means of a magnetic record head.
11. How is alphanumeric information recorded on magnetic tape?
12. How is binary information recorded on magnetic tape?
13. Explain the dual-parity system used in magnetic-tape recording.

14. What is the purpose of an interrecord gap on magnetic tape?
15. How can the tape-utilization factor be used to determine the total number of characters stored on a magnetic tape?
16. Describe the operation of the RZ recording method. What are some of the difficulties with this system?
17. Describe the operation of the NRZ recording method. What advantages does this method offer over RZ recording?
18. Describe the NRZI recording technique.
19. Why is a digital incremental plotter a true digital plotting system?
20. What is the difference between an encoding and a decoding matrix?

Problems

10-1. Make a sketch of a punched card and code your name, address, and social security number using the Hollerith code. Use a dark spot to represent a hole.

10-2. Change your social security number to the equivalent binary number. Make a sketch of a punched card, and record this number on the card in the horizontal binary fashion.

10-3. Repeat Prob. 10-2, but record the number on the card in the vertical fashion.

10-4. Assume that alphanumeric information is being punched into cards at the rate of 250 cards per minute. If the cards have an average of 65 characters each, at what rate in characters per second is the information being processed?

10-5. Make a sketch of a length of paper tape. Using the eight-hole code, record your name, address, and social security number on the tape. Use a dark spot to represent a hole.

10-6. What length of paper tape is required for the storage of 60,000 characters of alphanumeric information using the eight-hole code? Assume no record gaps.

10-7. What length of magnetic tape would be required to store the information in Prob. 10-6 if the recording density is 500 bits per inch? Assume no record gaps.

10-8. Assume that data are recorded on magnetic tape at a density of 200 bits per inch. If the record length is 200 characters, and the interrecord gap is 0.75 in, what is the tape-utilization factor? Using this scheme, how many characters can be stored in 1,000 ft of tape?

10-9. Verify the solution to Prob. 10-8 above by using Eq. (10-3). Notice that the 2,400 in the equation must be replaced by 1,000, since this is the tape length.

10-10. Repeat Probs. 10-8 and 10-9 for a density of 800 bits per inch.

10-11. What length of magnetic tape is required to store 10^6 characters recorded at a density of 800 bits per inch with a record length of 500 characters?

- 11-3. Verify the voltage-output levels for the network of Fig. 11-5 using Millman's theorem. Draw the equivalent circuits.
- 11-4. Assume the divider in Prob. 11-2 has +10 V full-scale output, and find the following:
- The change in output voltage due to a change in the LSB.
 - The output voltage for an input of 110110.
- 11-5. A 10-bit resistive divider is constructed such that the current through the LSB resistor is 100 μ A. Determine the maximum current that will flow through the MSB resistor.
- 11-6. What is the full-scale output voltage of a six-bit binary ladder if $0 = 0$ V and $1 = +10$ V? What is it for an eight-bit ladder?
- 11-7. Find the output voltage of a six-bit binary ladder with the following inputs:
- 101001.
 - 111011.
 - 110001.
- 11-8. Check the results of Prob. 11-7 by adding the individual bit contributions.
- 11-9. What is the resolution of a 12-bit D/A converter which uses a binary ladder if the full-scale output is +10 V, what is the resolution in volts?
- 11-10. How many bits are required in a binary ladder to achieve a resolution of 1 mV if full scale is +5 V?
- 11-11. How many comparators are required to build a five-bit simultaneous A/D converter?
- 11-12. Redesign the encoding matrix and read gates of Fig. 11-20 using NAND gates.
- 11-13. Find the following for a 12-bit counter-type A/D converter using a 1-MHz clock:
- Maximum conversion time.
 - Average conversion time.
 - Maximum conversion rate.
- 11-14. What clock frequency must be used with a 10-bit counter-type A/D converter if it must be capable of making at least 7,000 conversions per second?
- 11-15. What is the conversion time of a 12-bit successive-approximation-type A/D converter using a 1-MHz clock?
- 11-16. What is the conversion time of a 12-bit section-counter-type A/D converter using a 1-MHz clock? The counter is divided into three equal sections.
- 11-17. What overall accuracy could you reasonably expect from a 12-bit A/D converter?
- 11-18. What degree of resolution can be obtained using a 12-bit optical encoder?
- 11-19. Redesign the Gray-to-binary encoder in Fig. 11-32 using NAND gates.
- 11-20. Redesign the Gray-to-binary encoder in Fig. 11-32 using exclusive-OR gates.

Magnetic Devices and Memories

12

There is a large class of devices and systems which are useful as digital elements because of their magnetic behavior. A ferromagnetic material can be magnetized in a particular direction by the application of a suitable magnetizing force (a magnetic flux resulting from a current flow). The material remains magnetized in that direction after the removal of the excitation. Application of a magnetizing force of the opposite polarity will switch the material, and it will remain magnetized in the opposite direction after removal of the excitation. Thus the ability to store information in two different states is available, and a large class of binary elements has been devised using these principles. In this chapter we investigate a number of these devices and systems that make use of them.

After studying this chapter you should be able to

1. Illustrate how magnetic cores are used to store binary information.
2. Explain the fundamental principles of a coincident-current memory.
3. Describe the operation of a semiconductor memory using either bipolar or MOS devices.

12-1 MAGNETIC CORES

One of the most widely used magnetic elements is the magnetic core. The typical core is toroidal (doughnut-shaped), as shown in Fig. 12-1, and is usually constructed in one of two ways. The metal-ribbon core is constructed by winding a very thin metallic ribbon on a ceramic-core form. A popular ribbon is $\frac{1}{8}$ -mil-thick 4-79 molybdenum-permalloy (known as ultrathin ribbon), and a typical core might consist of 20 turns of this ribbon wound on a 0.2-in.-diameter ceramic form.

Ferrite cores are constructed from a finely powdered mixture of magnetite, various bivalent metals such as magnesium or manganese, and a binder material. The powder is pressed into the desired shape and fired. During firing, the powder is fused into a solid, homogeneous, polycrystalline form. Ferrite cores such as this are commonly constructed with 50 mil outside diameters and 30 mil inside diameters.




Fig. 12-1. Magnetic core.

Ferrite cores can be constructed in smaller dimensions than metal-ribbon cores and usually have better uniformity and lower cost. Furthermore, ferrite cores typically have resistivities greater than $10^8 \Omega\text{-cm}$, which means eddy-current losses are negligible and thus core heating is reduced. For these reasons, they are widely used as the principal memory or storage elements in large-scale digital computers.

Metal-ribbon cores, on the other hand, have very good magnetic characteristics and generally require a smaller driving current for switching. They are somewhat better for the construction of logic circuits and shift registers.

The binary characteristics of a core can be most easily seen by examining the hysteresis curve for a typical core. Hysteresis comes from the Greek word *hysterein*, which means to lag behind. A magnetic core exhibits a lag-behind characteristic in the hysteresis curve shown in Fig. 12-2a. In this figure, the magnetic flux density B is plotted as a function of the magnetic force H . However, since the flux density B is directly proportional to the flux ϕ , and since the magnetic field H is directly proportional to the current I producing it, a plot of ϕ versus I is a curve of the same

general shape. A plot of flux in the core ϕ versus driving current I is shown in Fig. 12-2b. We shall base our discussion on this curve since it is generally easier to talk in terms of these quantities.

Now, suppose that a current source is attached to the windings on the core shown in Fig. 12-1, and a positive current is applied (current flows into the upper terminal of the winding). This creates a flux in the core in the clockwise direction shown in the figure (remember the right-hand rule). If the drive current is just slightly greater than I_m shown in Fig. 12-2, the operating point of the core is somewhere between points b and c on the ϕI curve. The magnitude of the flux can then be read from the ϕ axis in this figure.

If the drive current is now removed, the operating point moves along the ϕI curve through point b to point d . The core is now storing energy with no input signal, since there is a remaining or remanent flux in the core at this point. This property is known as *remanence*, and this point is known as a *remanent point*.

The repeated application of positive current pulses simply causes the operating point to move between points d and c on the ϕI curve. Notice that the operating point always comes to rest at point d when all drive current is removed.

If a negative drive current somewhat greater than $-I_m$ is now applied to the winding (in a direction opposite to that shown in Fig. 12-1), the operating point moves from d down through e and stops at a point somewhere between f and g on the ϕI curve. At this point the flux has switched in the core and is now directed in a counterclockwise direction in Fig. 12-1. If the drive current is now removed, the operating point comes to rest at point h on the ϕI curve of Fig. 12-2. Notice that the flux has approximately the same magnitude but is the negative of what it was previously. This indicates that the core has been magnetized in the opposite direction.

Repeated application of negative drive currents will simply cause the operating point to move between points g and h on the ϕI curve, but the final resting place with no applied current will be point h . Point h then represents a second remanent point on the ϕI curve.

By way of summary, a core has two remanent states: point d after the application of one or more positive current pulses, point h after the application of one or more negative current pulses. For the core in Fig. 12-1, point d corresponds to the core magnetized with flux in a clockwise direction, and point h corresponds to magnetization with flux in the counterclockwise direction.


Example 12-1

Cores can be magnetized by utilizing the magnetic field surrounding a current-carrying wire by simply *threading* the cores on the wire. For the two possible current directions in the wire shown in Fig. 12-3, what are the corresponding directions of magnetization for the core?

Solution

According to the right-hand rule, a current of $+I$ magnetizes the core with the flux in a clockwise direction around the core. A current of $-I$ magnetizes the core with flux in a counterclockwise direction around the core.

Fig. 12-2 Ferrite-core hysteresis curves. (a) Magnetic flux density B versus magnetic field H . (b) Magnetic flux ϕ versus current I .



23




Fig. 12-3.

It is now quite easy to see how a magnetic core is used as a binary storage device in a digital system. The core has two states, and we can simply define one of the states as a 1 and the other state as a 0. It is perfectly arbitrary which is which, but for discussion purposes let us define point *d* as a 1 and point *h* as a 0. This means that a positive current will record a 1 and result in clockwise flux in the core in Fig. 12-1. A negative current will record a 0 and result in a counterclockwise flux in the core.

We now have the means for recording or writing a 1 or a 0 in the core but we do not as yet have any means of detecting the information stored in the core. A very simple technique for accomplishing this is to apply a current to the core which will switch it to a known state and detect whether or not a large flux change occurs. Consider the core shown in Fig. 12-4. Application of a drive current of $-I$ will switch the core to the 0 state. If the core has a 0 stored in it, the operating point will move between points *g* and *h* on the ϕI curve (Fig. 12-2), and a very small flux change will occur. This small change in flux will induce a very small voltage across the sense-winding terminals. On the other hand, if the core has a 1 stored in it, the operating point will move from point *d* to point *h* on the ϕI curve, resulting in a much larger flux change in the core. This change in flux will induce a much larger voltage in the sense winding, and we can thus detect the presence of a 1.

To summarize, we can detect the contents of a core by applying a read pulse which resets the core to the 0 state. The output voltage at the sense winding is

Fig. 12-4. Sensing the contents of a core.





Fig. 12-5. Magnetic-core switching time characteristics.

much greater when the core contains a 1 than when it contains a 0. We can therefore detect a 1 by distinguishing between the two output-voltage signals. Notice that we could set the core by applying a read current of $+I$ and detect the larger output voltage at the sense winding as a 0.

The output voltage appearing at the sense winding for a typical core is also shown in Fig. 12-4. Notice that there is a difference of about 3 to 1 in output-voltage amplitude between a 1 and a 0 output. Thus a 1 can be detected by using simple amplitude discrimination in an amplifier. In large systems where many cores are used on common windings (such as the large memory systems in digital computers) the 0 output voltage may become considerably larger because of additive effects. In this case, amplitude discrimination is quite often used in combination with a strobing technique. Even though the amplitude of the 0 output voltage may increase because of additive effects, the width of the output will not increase appreciably. This means that the 0 output-voltage signal will have decayed and will be very small before the 1 output voltage has decayed. Thus if we strobe the read amplifiers some time after the application of the read pulse (for example, between 0.5 and 1.0 μs in Fig. 12-4), this should improve our detection ability.

The switching time of the core is commonly defined as the time required for the output voltage to go from 10 percent up through its maximum value and back down to 10 percent again (see Fig. 12-4). The switching time for any one core is a function of the drive current as shown in Fig. 12-5. It is evident from this curve that an increased drive current results in a decreased switching time. In general, the switching time for a core depends on the physical size of the core, the type of core, and the materials used in its construction, as well as the manner in which it is used. It will be sufficient for our purposes to know that cores are available with switching times from around 0.1 μs up to milliseconds, with drive currents of 100 mA to 1 A.

12-2 MAGNETIC-CORE LOGIC

Since a magnetic core is a basic binary element, it can be used in a number of ways to implement logical functions. Because of its inherent ruggedness, the core is a particularly useful logical element in applications where environmental extremes are experienced, for example, the temperature extremes and radiation exposure experienced by space vehicles.

Since the core is essentially a storage device and its content is detected by resetting the core to the 0 state, any logic system using cores must necessarily be a




Fig. 12-6. Basic magnetic-core logic element.

dynamic system. The basis for using the core as a logical element is shown in Fig. 12-6. A 1 input to the core is represented by a current of $+I$ at the *input* winding; this sets a 1 in the core (magnetizes it in a clockwise direction). An *advance* pulse occurs sometime after the *input* pulse has disappeared. Logical operations are carried out during the time the *advance* pulse appears at the *advance (reset)* winding. At this time the core is forced into the 0 state and a pulse appears at the *output* winding only if the core previously stored a 1. The current in the *output* winding can then be used as the *input* for other cores or other logical elements.

There is some energy loss in the core during switching. For this reason, the *output* winding normally has more turns than either the *input* or *advance* windings, so that the *output* will be capable of driving one or more cores.

Notice that a 0 can be set in the core by application of a current of $-I$ at the *input* winding. Alternatively, a 0 could be stored by a current of $+I$ into the *undotted* side of the *input* winding. The important thing to notice is that either a 1 or a 0 can be stored in the core by application of a current to the proper terminal of the *input* winding.

To simplify our discussion and the logic diagrams, we shall adopt the symbols for the core and its windings shown in Fig. 12-7. A pulse at the 1 input sets a 1 in the core; a pulse at the 0 input sets a 0 in the core; during the *advance* pulse, a pulse appears at the *output* only if the core previously held a 1. Let us now consider some of the basic logic functions using the symbol shown in Fig. 12-7b.

A method for implementing the *OR* function is shown in Fig. 12-8a. A current pulse at either the *X* or *Y* inputs sets a 1 in the core. Sometime after the *input* pulse(s) have been terminated, an *advance* pulse occurs. If the core has been set to the 1 state, a pulse appears at the *output* winding. Notice that this is truly an *OR* function since a pulse at either the *X* or *Y* input or *both* sets a 1 in the core.

The method shown in Fig. 12-8b provides the means for obtaining the complement of a variable. The *set input* winding to the core has a 1 input. This means that during the *input* pulse time this winding always has a *set input* current. If there is no current at the *X* input (signifying $X = 0$), the core is set. Then, when the *advance* pulse occurs, a 1 appears at the *output*, signifying that $\bar{X} = 1$. On the other hand, if





Fig. 12-7. Magnetic-core logic element. (a) Core windings. (b) Logic symbol.

$X = 1$, a current appears at the *X* input during the *set* time, and the effects of the *X* input current and the 1 input current cancel one another. The core then remains in the *reset* state (recall that the core is *reset* during the *advance* pulse). In this case no pulse appears at the *output* during the *advance* pulse since the core previously contained a 0. Thus the *output* represents $\bar{X} = 0$.

The *AND* function can be implemented using a core as shown in Fig. 12-8c. The two inputs to the core are *X* and \bar{Y} , and there are four possible combinations of these two inputs. Let's examine these input combinations in detail.

Fig. 12-8. Basic core logic functions. (a) OR. (b) Complement. (c) AND. (d) Exclusive-OR.



1. $X = 0, Y = 0$. Since $X = 0$, the core cannot be set. Since $Y = 0, \bar{Y} = 1$ and the core will then be reset. Thus this input combination resets the core and it stores a 0.
2. $X = 0, Y = 1$. Since $X = 0$, the core still cannot be set. $Y = 1$ and therefore $\bar{Y} = 0$. In this input combination, there is no input current in either winding and the core cannot change state. Thus the core remains in the 0 state because of the previous advance pulse.
3. $X = 1, Y = 0$. The current in the X winding will attempt to set a 1 in the core. However, $\bar{Y} = 1$ and this current will attempt to reset the core. These two currents offset one another, and the core does not change states. It remains in the 0 state because of the previous advance pulse.
4. $X = 1, Y = 1$. The current in the X winding will set a 1 in the core since $\bar{Y} = 0$ and there is no current in the Y winding. Thus this combination stores a 1 in the core.

In summary, the input X AND \bar{Y} is the only combination which results in a 1 being stored in the core. Thus this is truly an AND function.

An exclusive-OR function can be implemented as shown in Fig. 12-8d by using the outputs of two AND-function cores.

Example 12-2

Make a truth table for the exclusive-OR function shown in Fig. 12-8d.

Solution

X	Y	$X\bar{Y}$	$\bar{X}Y$	$X\bar{Y} + \bar{X}Y$
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0

One of the major problems of core logic becomes apparent in the operation of the exclusive-OR shown in Fig. 12-8d. This is the problem of the time required for the information to shift down the line from one core to the next. For the exclusive-OR, the inputs X and Y appear at time t_1 , and the AND cores are set or reset at this time. At time t_2 an advance pulse is applied to the AND cores and their outputs are used to set the OR core. Then at time t_3 an advance pulse is applied to the OR core and the final output appears. It should be obvious from this discussion that the operation time for more complicated logic functions may become excessively long.

A second difficulty with this type of logic is the fact that the input pulses must be of exactly the same width. This is particularly true for functions such as the COMPLEMENT and the AND, since the input signals are at times required to cancel one another. It is apparent that if one of the input signals is wider than the other, the core may copy erroneous data after the input pulses have disappeared.

You will recall that in order to switch a core from one state to another a certain minimum current I_m is required. This is sometimes referred to as the *select current*. The core arrangement shown in Fig. 12-8a can be used to implement an AND function if the X and Y inputs are each limited to one-half the select current $\frac{1}{2}I_m$. In this way, the only time the core can be set is when both X and Y are present, since this is the only time the core receives a full select current I_m . Core logic functions can be constructed using the half-select current idea. This idea is quite important; it forms the basis of one type of large-scale memory system which we discuss later in this chapter.

12-3 MAGNETIC-CORE SHIFT REGISTER


A review of the previous section will reveal that a magnetic core exhibits at least two of the major characteristics of a flip-flop: first, it is a binary device capable of storing binary information; second, it is capable of being set or reset. Thus it would seem reasonable to expect that the core could be used to construct a shift register or a ring counter. Cores are indeed frequently used for these purposes, and in this section we consider some of the necessary precautions and techniques.

The main idea involves connecting the output of each core to the input of the next core. When a core is reset (or set), the signal appearing at the output of that core is used to set (or reset) the next core. Such a connection between two cores, called a "single-diode transfer loop," is shown in Fig. 12-9.

There are three major problems to overcome when using the single-diode transfer loop. The first problem is the gain through the core. This is similar to the problem discussed previously, and the solution is the same. That is, the losses in signal through the core can be overcome by constructing the output winding with more turns than the input winding. This ensures that the output signal will have sufficient amplitude to switch the next core.

The second problem concerns the polarity of the output signal. A signal appears at the output when the core is set or when the core is reset. These two signals have opposite polarities, and either is capable of switching the next core. In general, it is desirable that only one of the two output signals be effective, and this can be achieved by the use of the diode shown in Fig. 12-9. In this figure, the current produced in the output winding will go through the diode in the forward direction (and thus set the next core) when the core is reset from the 1 state to the 0 state. On

Fig. 12-9. Single-diode transfer loop. (a) Circuit. (b) Symbolic representation.






Fig. 12-10. Four-core shift register. (a) Symbolic circuit. (b) Waveforms.

the other hand, when the core is being set to the 1 state, the diode will prevent current flow in the output and thus the next core cannot be switched. Notice that the opposite situation could be realized by simply reversing the diode.

The third problem arises from the fact that resetting core 2 induces a current in winding N_1 which will pass through the diode in the forward direction and thus tend to set a 1 in core 1. This constitutes the transfer of information in the reverse direction and is highly undesirable. Fortunately, the solution to the first problem (that of gain) results in a solution for this problem as well. That is, since N_1 has fewer windings than N_2 , this reverse signal will not have sufficient amplitude to switch core 1. With this understanding of the basic single-diode transfer loop, let us investigate the operation of a simple core shift register.

A basic magnetic-core shift register in symbolic form is shown in Fig. 12-10. Two sets of advance windings are necessary for shifting information down the line. The advance pulses occur alternately as shown in the figure. A_1 is connected to cores 1 and 3 and would be connected to all odd-numbered cores for a larger register. A_2 is connected to cores 2 and 4 and would be connected to all even-numbered cores. If we assume that all cores are reset with the exception of core 1, it is clear that the advance pulses will shift this 1 down the register from core to core until it is shifted "out the end" when core 4 is reset. The operation is as follows: the first A_1 pulse resets core 1 and thus sets core 2. This is followed by an A_2 pulse which resets core 2 and thus sets core 3. The next A_1 pulse resets core 3 and sets core 4, and the following A_2 pulse shifts the 1 "out the end" by resetting core 4. Notice that the two phases of advance pulses are required, since it is not possible to set a core while an advance (or reset) pulse is present.

The output of each core winding can be used as an input to an amplifier to

produce the waveforms shown in Fig. 12-10b. Notice that after four advance pulses the 1 has been shifted completely through the register, and the output lines all remain low after this time.


The need for a two-phase clock or advance pulse system could be eliminated if some delay were introduced between the output of each core and the input of the next core. Suppose that a delay greater than the width of the advance pulses were introduced between each pair of cores. In this case, it would be possible to drive every core with the same advance pulse since the output of any core could not arrive at the input to the next core until after the advance pulse had disappeared.

One method for introducing a delay between cores is shown in Fig. 12-11. The advance-pulse amplitude is several times the minimum required to switch the cores and will reset all cores to the 0 state. If a core previously contained a 0, no switching occurs and thus no signal appears at the output winding. On the other hand, if a core previously contained a 1, current flows in the output winding and charges the capacitor. Some current flows through the set winding of the next core, but it is small because of the presence of the resistor; furthermore, it is overridden by the magnitude of the advance pulse. However, at the cessation of the advance pulse, C remains charged. Thus C discharges through the input winding and R , and sets core 2 to the 1 state.

In this system, the amplitude of the advance pulses is not too critical, but the width must be matched to the RC time constant of the loop. If the advance pulses are too long, or alternatively if the RC time constant is too short, the capacitor will discharge too much during the advance pulse time and will be incapable of setting the core at the cessation of the advance pulse. The RC time constant may limit the upper frequency of operation; it should be noted, however, that resetting a core induces a current in its input winding in a direction which tends to discharge the capacitor.

The arrangements we have discussed here are called one-core-per-bit registers. There are numerous other methods (too many to discuss here) for implementing

Fig. 12-11. Core shift register using a capacitor for delay between cores.



registers and counters, and the reader is referred to the references for more advanced techniques. Some of the other methods include two-core-per-bit systems, modified-advance-pulse systems, modified-winding-core systems, split-winding-core systems, and current-routing-transfer systems.

Example 12-3

Using core symbols and the capacitor-delay technique, draw the diagram for a four-stage ring counter. Show the expected waveforms.

Solution

A ring counter can be formed from a simple shift register by using the output of the last core as the input for the first core. Such a system, along with the expected waveforms, is shown in Fig. 12-12.

12-4 COINCIDENT-CURRENT MEMORY

The core shift register discussed in the previous section suggests the possibility of using an array of magnetic cores for storing words of binary information. For example, a 10-bit core shift register could be used to store a 10-bit word. The operation would be serial in form, much like the 10-bit flip-flop shift register discussed earlier. It would, however, be subject to the same speed limitations observed in the serial flip-flop register. That is, since each bit must travel down the register from core to core, it requires n clock periods to shift an n -bit word into or out of the register. This shift time may become excessively long in some cases, and a faster method must then be developed. Much faster operation can be achieved if the information is written into and read out of the cores in a parallel manner. Since all the bits are processed simultaneously an entire word can be transferred in only one

Fig. 12-12. Four-stage ring counter for Example 12-3.





Fig. 12-13. Magnetic-core coincident-current memory.

clock period. A straight parallel system would, however, require one input wire and one output wire for each core. For a large number of cores the total number of wires makes this arrangement impractical, and some other form of core selection must be developed.

The most popular method for storing binary information in parallel form using magnetic cores is the coincident-current drive system. Such memory systems are widely used in all types of digital systems from small-scale special-purpose machines up to large-scale digital computers. The basic idea involves arranging cores in a matrix and using two half-select currents; the method is shown in Fig. 12-13.

The matrix consists of two sets of drive wires: the X drive wires (vertical) and the Y drive wires (horizontal). Notice that each core in the matrix is threaded by one X wire and one Y wire. Suppose one half-select current $1/2 I_m$ is applied to line X_1 and one half-select current $1/2 I_m$ is applied to line Y_1 . Then the core which is threaded by both lines X_1 and Y_1 will have a total of $1/2 I_m + 1/2 I_m = I_m$ passing through it, and it will switch states. The remaining cores which are threaded by X_1 or Y_1 will each receive only $1/2 I_m$, and they will therefore not switch states. Thus we have succeeded in switching one of the 16 cores by selecting two of the input lines (one of the X lines and one of the Y lines). We designate the core that switched in this case as core X_1Y_1 , since it was switched by selecting lines X_1 and Y_1 . The designation X_1Y_1 is called the address of the core since it specifies its location. We can then switch any core X_nY_m located at address X_nY_m by applying $1/2 I_m$ to lines X_n and Y_m . For example, the core located in the lower right-hand corner of the matrix is at the address X_4Y_4 , and can be switched by applying $1/2 I_m$ to lines X_4 and Y_4 .

In order that the selected core will switch, the directions of the half-select currents through the X line and the Y line must be additive in the core. In Fig. 12-13, the X select currents must flow through the X lines from the top toward the bottom, while the Y select currents flow through the Y lines from left to right. Application of the right-hand rule will demonstrate that currents in this direction switch the core such that the core flux is in a clockwise direction (looking from the top). We define this as switching the core to the 1 state. It is obvious, then, that reversing the directions of both the X and Y line currents will switch the core to the 0 state. Notice that if the X and Y line currents are in a subtractive direction the selected core receives $\mathcal{V}sl_m - \mathcal{V}sl_m = 0$ and the core does not change state.

With this system we now have the ability to switch any one of 16 cores by selecting any two of eight wires. This is a saving of 50 percent over a direct parallel selection system. This saving in input wires becomes even more impressive if we enlarge the existing matrix to 100 cores (a square matrix with 10 cores on each side). In this case, we are able to switch any one of 100 cores by selecting any two of only 20 wires. This represents a reduction of 5 to 1 over a straight parallel selection system.

At this point we need to develop a method of sensing the contents of a core. This can be very easily accomplished by threading one sense wire through every core in the matrix. Since only one core is selected (switched) at a time, any output on the sense wire will be due to the changing of state of the selected core, and we will know which core it is since the core address is prerequisite to selection. Notice that the sense wire passes through half the cores in one direction and through the other half in the opposite direction. Thus the output signal may be either a positive or a negative pulse. For this reason, the output from the sense wire is usually amplified and rectified to produce an output pulse which always appears with the same polarity.

Example 12-4

From the standpoint of construction, the core matrix in Fig. 12-14 is more convenient. Explain the necessary directions of half-select currents in the X and Y lines for proper operation of the matrix.

Solution

Core X_1Y_1 is exactly similar to the previously discussed matrix in Fig. 12-13. Thus a current passing down through X_1 and to the right through Y_1 will set core X_1Y_1 to the 1 state. To set core X_1Y_2 to the 1 state, current must pass down through line X_1 , but current must pass from the right to the left through line Y_2 (check with the right-hand rule). Proceeding in this fashion, we see that core X_1Y_3 is similar to X_1Y_1 . Therefore, current must pass through line Y_3 from left to right. Similarly, core X_1Y_4 is similar to core X_1Y_2 and current must therefore pass through line Y_4 from right to left. In general, current must pass from left to right through the odd-numbered Y lines, and from right to left through even-numbered Y lines.

Now, since current must pass from left to right through line Y_1 , it is easily seen that current must pass upward through line X_1 in order to set core X_2Y_1 . By an argument similar to that given for the Y lines, current must pass downward through the odd-numbered X lines and upward through the even-numbered X lines.




Fig. 12-14. Coincident-current memory matrix (one plane).

The matrix shown in Fig. 12-14 has one extra winding which we have not yet discussed. This is the *inhibit* wire. In order to understand its operation and function, let us examine the methods for writing information into the matrix and reading information from the matrix.

To write a 1 in any core (that is, to set the core to the 1 state), it is only necessary to apply $\mathcal{V}sl_m$ to the X and Y lines selecting that core address. If we desired to write a 0 in any core (that is, set the core to the 0 state), we could simply apply a current of $-\mathcal{V}sl_m$ to the X and Y lines selecting that core address. We can also write a 0 in any core by making use of the *inhibit* wire shown in Fig. 12-14. (We assume that all cores are initially in the 0 state.) Notice that the application of $\mathcal{V}sl_m$ to this wire in the direction shown on the figure results in a complete cancellation of the Y line select current (it also tends to cancel an X line current). Thus to write a 0 in any core, it is only necessary to select the core in the same manner as if writing a 1, and at the same time apply an *inhibit* current to the *inhibit* wire. The major reason for writing a 0 in this fashion will become clear when we use these matrix planes to form a complete memory.

To summarize, we write a 1 in any core X_nY_m by applying $\mathcal{V}sl_m$ to the select lines X_n and Y_m . A 0 can be written in the same fashion by simply applying $\mathcal{V}sl_m$ to the *inhibit* line at the same time (if all cores are initially reset).

To read the information stored in any core, we simply apply $-\mathcal{V}sl_m$ to the proper X and Y lines and detect the output on the sense wire. The select currents of $-\mathcal{V}sl_m$ reset the core, and if the core previously held a 1, an output pulse occurs. If the core previously held a 0, it does not switch, and no output pulse appears.

This, then, is the complete coincident-current selection system for one plane. Notice that reading the information out of the memory results in a complete loss of




Fig. 12-15. Complete coincident-current memory system.

information from the memory, since all cores are reset during the read operation. This is referred to as a *destructive readout* or DRO system. This matrix plane is used to store one bit in a word, and it is necessary to use n of these planes to store an n -bit word.

A complete parallel coincident-current memory system can be constructed by stacking the basic memory planes in the manner shown in Fig. 12-15. All the X drive lines are connected in series from plane to plane as are all the Y drive lines. Thus the application of V_{st} to lines X_n and Y_n results in a selection of core $X_n Y_n$ in every plane. In this fashion we can simultaneously switch n cores, where n is the number of planes. These n cores represent one word of n bits. For example, the top plane might be the LSB, the next to the top plane would then be the second LSB, and so on; the bottom plane would then hold the MSB.

To read information from the memory, we simply apply $-V_{st}$ to the proper address and sense the outputs on the n sense lines. Remember that readout results in resetting all cores to the 0 state, and thus that word position in the memory is cleared to all 0s.

To write information into the memory, we simply apply V_{st} to the proper X and Y select lines. This will, however, write a 1 in every core. So for the cores in which we desire a 0, we simultaneously apply V_{st} to the *inhibit* line. For example, to write 1001 in the upper four planes in Fig. 12-15, we apply V_{st} to the proper X and Y lines and at the same time apply V_{st} to the *inhibit* lines of the second and third planes.

This method of writing assumes that all cores were previously in the 0 state. For this reason it is common to define a *memory cycle*. One memory cycle is defined as a read operation followed by a write operation. This serves two purposes; first it ensures that all the cores are in the 0 state during the write operation; second, it provides the basis for designing a *nondestructive readout* (NDRO) system.

It is quite inconvenient to lose the data stored in the memory every time they are read out. For this reason, the NDRO has been developed. One method for accomplishing this function is to read the information out of the memory into a temporary storage register (flip-flops perhaps). The outputs of the flip-flops are then used to drive the *inhibit* lines during the write operation which follows (inhibit to write a 0 and do not inhibit to write a 1). Thus the basic memory cycle allows us to form an NDRO memory from a DRO memory.

Example 12-5

Describe how a coincident-current memory might be constructed if it must be capable of storing 1,024 twenty-bit words.

Solution

Since there are 20 bits in each word, there must be 20 planes in the memory (there is one plane for each bit). In order to store 1,024 words, we could make the planes square. In this case, each plane would contain 1,024 cores; it would be constructed with 32 rows and 32 columns since $(1024)^{1/2} = (2^{10})^{1/2} = 2^5 = 32$. This memory is then capable of storing $1,024 \times 20 = 20,480$ bits of information. Typically, a memory of this size might be constructed in a 3-in cube. Notice that in this memory, we have the ability to switch any one of 20,480 cores by controlling the current levels on only 84 wires (32 X lines, 32 Y lines, and 20 *inhibit* lines). This is indeed a modest number of control lines.

Example 12-6

Devise a means for making the memory system in the previous example a NDRO system.

Solution

One method for accomplishing this is shown in Fig. 12-16. The basic core array consists of twenty 32-by-32 core planes. For convenience, only the three LSB planes and the MSB core plane are shown in the diagram. The wiring and operation for the other planes are the same. For clarity, the X and Y select lines have also been omitted. The output sense line of each plane is fed into a bipolar amplifier which rectifies and amplifies the output so that a positive pulse appears any time a set core is reset to the 0 state. A complete memory cycle consists of a clear pulse followed by a read pulse followed by a write pulse. The proper waveforms are shown in Fig. 12-17. The clear pulse first sets all flip-flops to the 0 state (this clear pulse can be generated from the trailing edge of the write pulse). When the read line goes high, all the AND gates driven by the bipolar amplifiers are enabled. Shortly after the rise of the read pulse, $-V_{st}$ is applied to the X and Y lines designating the address of the word to be read out. This resets all cores in the selected word to the 0 state, and any core which contained a 1 will switch. Any core which switches generates a pulse on the sense line which is amplified and appears as a positive pulse at the output of one of the bipolar amplifiers. Since the read AND gates are enabled, a positive pulse at the output of any amplifier passes through the AND gate and sets the flip-flop. Shortly thereafter the half-select currents disappear.




Fig. 12-16. NDRO system for Example 12-4.

the read line goes low, and the flip-flops now contain the data which were previously in the selected cores. Shortly after the read line goes low, the write line goes high, and this enables the write AND gates (connected to the inhibit line drivers). The 0 side of any flip-flop which has a 0 stored in it is high, and this enables the write AND gate to which it is connected. In this manner an inhibit current is applied to any core which previously held a 0. Shortly after the rise of the write pulse, positive half-select currents are applied to the same X and Y lines. These select currents set a 1 in any core which does not have an inhibit current. Thus the information stored in the flip-flops is written directly back into the cores from which it came. The half-select currents are then reduced to zero, and the write line goes low. The fall of the write line is used to reset the flip-flops, and the system is now ready for another read/write cycle.

The NDRO memory system discussed in the preceding example provides the means for reading information from the system without losing the individual bits stored in the cores. To have a complete memory system, we must have the




Fig. 12-17. NDRO waveforms for Fig. 12-16 (read from memory).

capability to write information into the cores from some external source (e.g., input data). The write operation can be realized by making use of the exact same NDRO waveforms shown in Fig. 12-17. We must, however, add some additional gates to the system such that during the read pulse the data set into the flip-flops will be the external data we wish stored in the cores. This could easily be accomplished by adding a second set of AND gates which can be used to set the flip-flops. The logic diagram for the complete memory system is shown in Fig. 12-18. For simplicity, only the LSB is shown since the logic for every bit is identical.

For the complete memory system we recognize that there are two distinct operations. They are write into memory (i.e., store external data in the cores) and read from memory (i.e., extract data from the cores to be used elsewhere). For these two operations we must necessarily generate two distinct sets of control waveforms. The waveforms for read from memory are exactly those shown in Fig. 12-17, and the events are summarized as follows:

1. The clear pulse resets all flip-flops.
2. During the read pulse, all cores at the selected address are reset to 0, and the data stored in them are transferred to the flip-flops by means of the read AND gates.
3. During the write pulse, the data held in the flip-flops are stored back in the cores by applying positive half-select currents (the inhibit currents are controlled by the 0 sides of the flip-flops and provide the means of storing 0s in the cores).

The write into memory waveforms are exactly the same as shown in Fig. 12-17 with one exception: that is, the read pulse is replaced with the enter data pulse. The events for write into memory are shown in Fig. 12-19, and are summarized as follows:

1. The clear pulse resets all flip-flops.
2. During the enter data pulse, the negative half-select currents reset all cores at the selected address. The core outputs are not used, however, since the read AND gates are not enabled. Instead, external data are set into the flip-flops through the enter AND gates.




Fig. 12-18. Complete NORO memory system (LSB plane only).


- During the write pulse, data held in the flip-flops are stored in the cores exactly as before.

In conclusion, we see that write into memory and read from memory are exactly the same operations with the exception of the data stored in the flip-flops. The waveforms are exactly the same when the read and enter data pulses are used appropriately, and the same total cycle time is required for either operation.

It should be pointed out that a number of difficulties are encountered with this type of system. First of all, since the sense wire in each plane threads every core in that plane, a number of undesired signals will be on the sense wire. These undesired signals are a result of the fact that many of the cores in the plane receive a half-select current and thus exhibit a slight flux change.

The geometrical pattern of core arrangement and wiring shown in Fig. 12-13 represents an attempt to minimize the sense-line noise by cancellation. For example, the signals induced in the sense line by the X and Y drive currents would hopefully

Fig. 12-19. NORO waveforms for Fig. 12-18 (write into memory).



be canceled out since the sense line crosses these lines in the opposite direction the same number of times. Furthermore, the sense line is always at a 45° angle to the X and Y select lines. Similarly, the noise signals induced in the sense line by the partial switching of cores receiving half-select currents should cancel one another. This, however, assumes that all cores are identical, which is hardly ever true.

Another method for eliminating noise due to cores receiving half-select currents would be to have a core which exhibits an absolutely rectangular BH curve as shown in Fig. 12-20a. In this case, a half-select current would move the operating point of the core perhaps from point a to point b on the curve. However, since the top of the curve is horizontal, no flux change would occur, and therefore no undesired signal could be induced in the sense wire. This is an ideal curve, however, and cannot be realized in actual practice. A measure of core quality is given by the squareness ratio, which is defined as

$$\text{Squareness ratio} = \frac{B_r}{B_m}$$


This is the ratio of the flux density at the remanent point B_r to the flux density at the switching point B_m and is shown graphically in Fig. 12-20b. The ideal value is, of course, 1.0, but values between 0.9 and 1.0 are the best obtainable.

12-5 MEMORY ADDRESSING

In this section we investigate the means for activating the X and Y selection lines which supply the half-select currents for switching the cores in the memory. First of all, since it typically requires 100 to 500 mA in each select line (that is, I_m is typically between 100 and 500 mA), each select line must be driven by a current amplifier. A special class of transistors has been developed for this purpose; they are referred to as core drivers in data sheets. What is then needed is the means for activating the proper core-driver amplifier.

Up to this point, we have designated the X lines as $X_1, X_2, X_3, \dots, X_n$, and the Y

Fig. 12-20. Hysteresis curves. (a) Ideal. (b) Practical (realizable).



lines as $Y_1, Y_2, Y_3, \dots, Y_n$. For a square matrix, n is the number of cores in each row or column, and there are then n^2 cores in a plane. When the planes are arranged in a stack of M planes, where M is the number of bits in a word, we have a memory capable of storing n^2, M -bit words. Any two select lines can then be used to read or write a word in memory, and the address of that word is $X_a Y_b$, where a and b can be any number from 1 to n . For example, $X_4 Y_3$ represents the column of cores at the intersection of the X_4 and Y_3 select lines, and we can then say that the address of this word is 23. Notice that the first digit in the address is the X line and the second digit is the Y line. This is arbitrary and could be reversed.

This method of address designation entails but one problem: in a digital system we can use only the numbers 1 and 0. The problem is easily resolved, however, since the address 23, for example, can be represented by 010 011 in binary form. If we use three bits for the X line position and three bits for the Y line position, we can then designate the address of any word in a memory having a capacity of 64 words or less. This is easy to see, since with three bits we can represent eight decimal numbers, which means we can define an $8 \times 8 = 64$ word memory. If we chose an eight-bit address, four bits for the X line and four bits for the Y line, we could define a memory having $2^4 \times 2^4 = 16 \times 16 = 256$ words. In general, an address of B bits can be used to define a square memory of 2^B words, where there are $B/2$ bits for the X lines and $B/2$ bits for the Y lines. From this discussion it is easy to see why large-scale coincident-current memory systems usually have a capacity which is an even power of 2.

Example 12-7

What would be the structure of the binary address for a memory system having a capacity of 1,024 words?

Solution

Since $2^{10} = 1,024$, there would have to be 10 bits in the address word. The first five bits could be used to designate one of the required 32 X lines, and the second five bits could be used to designate one of the 32 Y lines.

Example 12-8

For the memory system described in the previous example, what is the decimal address for the following binary addresses?

- (a) 10110 00101
 (b) 11001 01010
 (c) 11110 00001

Solution

- (a) The first five bits are the X line and correspond to the decimal number 22. The second five bits represent the Y line and correspond to the decimal number 5. Thus the address is $X_{22} Y_5$.
 (b) $11001_2 = 25_{10}$ and $01010_2 = 10_{10}$. Therefore, the address is $X_{25} Y_{10}$.
 (c) The address is $X_{30} Y_1$.

The B bits of the address in a typical digital system are stored in a series of flip-




Fig. 12-21. Coincident-current memory addressing.

flops called the "address register." The address in binary form must then be decoded into decimal form in order to drive one of the X line drivers and one of the Y line driver amplifiers as shown in Fig. 12-21. The X and Y decoding matrices shown in the figure can be identical, and are essentially binary-to-decimal decoders. Binary-to-decimal decoding and appropriate matrices were discussed in Chap. 10.

12-6 SEMICONDUCTOR MEMORIES—BIPOLAR

Reduced cost and size, improved reliability and speed of operation, and increased packing density are among the technological advances which have made semiconductor memories a reality in modern digital systems. A bipolar memory is constructed using the familiar bipolar transistor, while the MOS memory makes use of the MOSFET. In this section we consider the characteristics of bipolar semiconductor memories; MOS memories are considered in the next section.

A "memory cell" is a unit capable of storing binary information; the basic memory unit in a bipolar semiconductor memory is the flip-flop (latch) shown in Fig. 12-22. The cell is selected by raising the X select line and the Y select line; the sense lines are both returned through low-resistance sense amplifiers to ground. If the cell contains a 1, current is present in the 1 sense line. On the other hand, if the cell contains a 0, current is present in the 0 sense line.

To write information into the cell, the X and Y select lines are held high; holding the 0 sense line high ($+V_{cc}$) while the 1 sense line is grounded writes a 1 into the cell. Alternatively, holding the 1 sense line high ($+V_{cc}$) and the 0 sense line at ground during a select writes a 0 into the cell. The basic bipolar memory cell in Fig. 12-22 can be used to store one binary digit (bit), and thus many such cells are required to form a memory.

Sixteen of the RS flip-flop cells in Fig. 12-22 have been arranged in a 4-by-4 ma-




Fig. 12-22. Bipolar memory cell circuit.

trix to form a 16-word by one-bit memory in Fig. 12-23. It is referred to as a random access memory (RAM) since each bit is individually addressable by selecting one X line and one Y line. It is also a nondestructible readout since the read operation does not alter the state of the selected flip-flop. This memory comes on a single semiconductor chip (in a single package) as shown in Fig. 12-24a. To construct a 16-word memory with more than one bit per word requires stacking these basic units. For example, six of these chips can be used to construct a 16-word by six-bit memory as shown in Fig. 12-24b. The X and Y address lines are all connected in parallel. The units shown in Figs. 12-23 and 12-24 are essentially equivalent to the Texas Instruments 9033 and Fairchild 93407 (S033 or 9033).

Example 12-9

Using a 9033, explain how to construct a 16-word by 12-bit memory. What address would select the 12-bit word formed by the bits in column 1 and row 1 of each plane?

Solution

Connect twelve 16-word by one-bit memory planes in parallel. The address $X_0X_1X_2X_3Y_0Y_1Y_2Y_3 = 10001000$ selects the bit in the first column and the first row of each plane (a 12-bit word represented by the vertical column of 12 bits).

For larger memories, the appropriate address decoding, driver amplifiers, and read/write logic are all constructed in a single package. Such a unit, for example, is the Fairchild 93415—this is a 1,024-word by one-bit read/write RAM. The logic diagram is shown in Fig. 12-25. An address of 10 bits is required ($A_9A_8A_7A_6A_5A_4A_3A_2A_1A_0$) to obtain 1,024 words. That is, x bits provide 2^x word




Fig. 12-23. 16-word 1-bit memory.

locations. In this case, the 10-bit address is divided into two groups of five bits each. The first five (A_9, A_8, A_7, A_6, A_5) select a unique group of 32 lines from the 32-by-32 array. The second five (A_4, A_3, A_2, A_1, A_0) select exactly one of the 32 preselected lines for reading or writing. These basic units are then stacked in parallel as shown previously; n units provide a memory having 1,024 words by n bits.

Another interesting and useful type of semiconductor memory is shown in Fig. 12-26. This is a bipolar TTL read-only memory (ROM). The information stored in a ROM can be read out, but new information cannot be written into it. Thus, the information stored is permanent in nature. ROMs can be used to store mathematical tables, code translations, and other fixed data. The logic required for a ROM is generally simpler than that required for a read/write memory, and the unit shown in Fig. 12-26 (equivalent to a TI 9034 or Fairchild 93434) provides an eight-bit output word for each five-bit input address. There are, of course, 32 words, since an address of five bits provides 32 words ($2^5 = 32$).





Fig. 12-24. (a) Logic diagram. (b) Six chips stacked to get a 16-word \times 6-bit memory.

Fig. 12-25. 1024-word \times 1-bit RAM.



Example 12-10

How many address bits are required for a 128-word by four-bit ROM constructed similarly to the unit in Fig. 12-26? How many memory cells are there in such a unit?


Solution

It requires seven address bits, since $2^7 = 128$. There would be $128 \times 4 = 512$ memory cells.

12-7 SEMICONDUCTOR MEMORIES—MOS

The basic device used in the construction of an MOS semiconductor memory is the MOSFET. Both *p*-channel and *n*-channel devices are available. The *n*-channel memories have simpler power requirements, usually only $+V_{cc}$, and are quite compatible with TTL since they are usually referenced to ground and have positive signal levels up to $+V_{cc}$. The *p*-channel devices generally require two power-supply voltages and may require signal inversion in order to be compatible with TTL. MOS devices are somewhat simpler than bipolar devices; as a result, MOS memories can be constructed with more bits on a chip, and they are generally less expensive than bipolar memories. The intrinsic capacitance associated with an MOS device generally means that MOS memories are slower than bipolar units, but this capacitance can be used to good advantage, as we shall see.

Fig. 12-26. 256-bit (32-word \times 8-bit) ROM.






Fig. 12-27.

An RS flip-flop constructed using MOSFETs is shown in Fig. 12-27. It is a standard bistable circuit, with Q_1 and Q_2 as the two active devices, and Q_5 and Q_6 acting as active pull-ups (essentially resistances). Q_5 and Q_6 couple the flip-flop outputs to the two bit lines. This cell is constructed using n-channel devices, and selection is accomplished by holding both the word line and the bit select line high ($+V_{cc}$). The positive voltage on the word line turns on Q_5 and Q_6 , and the positive voltage in the bit select line turns on Q_3 and Q_4 . Under this condition, the flip-flop outputs are coupled directly to the bit output amplifier (one input side is high, and the other must be low). On the other hand, data can be stored in the cell when it is selected by applying 1 or 0 ($+V_{cc}$ or 0 V dc) at the data input terminal. The basic memory cell in Fig. 12-27 is used to construct a 1,024-bit RAM having a logic diagram similar to Fig. 12-25. This particular unit is a 2602 as manufactured by Signetics Corp.

A memory cell using p-channel MOSFETs is shown in Fig. 12-28. Q_1 and Q_2 are the two active devices forming the flip-flop, while Q_3 and Q_4 act as active load resistors. The cell is selected by a low logic level at the bit select input. This couples the contents of the flip-flop out to appropriate amplifiers (as in Fig. 12-27) through Q_5 and Q_6 .

A static memory is composed of cells capable of storing binary information indefinitely. For example, the bipolar or MOSFET flip-flop remains set or reset as long





Fig. 12-28.

as power is applied to the circuit. Also, a magnetic core remains set or reset, even if power is removed. These basic memory cells are used to form a static memory. On the other hand, a dynamic memory is composed of memory cells whose contents tend to decay over a period of time (perhaps milliseconds or seconds); thus, their contents must be restored (refreshed) periodically. The leaky capacitance associated with a MOSFET can be used to store charge, and this is then the basic unit used to form a dynamic memory. (There are no dynamic bipolar memories because there is no suitable intrinsic capacitance for charge storage.) The need for extra

Fig. 12-29. Basic dynamic memory cell.






Fig. 12-30. 1101 Dynamic RAM logic diagram.

Timing signals and logic to periodically refresh the dynamic memory is a disadvantage, but the higher speeds and lower power dissipation, and therefore the increased cell density, outweighs the disadvantages. Note that a dynamic memory dissipates energy only when reading, writing, or refreshing cells. A typical dynamic memory cell is shown in Fig. 12-29.

The dynamic memory cell in Fig. 12-29 is constructed from p -channel MOSFETs. The gate capacitance (shown as a dotted capacitor) is used as the basic storage element. To write into the cell requires holding the write bus at a low logic level; then a low level at the write data input charges the gate capacitance (stores a 1 in the cell). With the write bus held low, and a high logic level ($+V_{DD}$) at the write data input, the gate capacitance is discharged (a 0 is stored in the cell).

To read from the cell requires holding the read bus input at a low logic level. If the gate capacitance is charged (cell contains a 1), the read data line goes to $+V_{DD}$; if the cell contains a 0, the read data line remains low.

The memory cell in Fig. 12-29 is used by a number of manufacturers to construct the widely used 1101 1,024-bit dynamic RAM. The logic diagram is shown in Fig. 12-30. Refer to manufacturers' data sheets for more detailed operating information.

12-8 MAGNETIC-DRUM STORAGE

Magnetic cores and semiconductor devices arranged in three-dimensional form offer great advantages as memory systems. By far the most important advantage is the speed with which data can be written into or read from the memory system. This is called the access time, and for core memory systems it is simply the time of one read/write cycle. Thus the access time is directly related to the clock, and typical values are from less than 1 to a few microseconds. These types of memory

systems are said to be random-access since any word in the memory can be selected at random. The primary disadvantage of this type of memory system is the cost of construction for the amount of storage available. As an example, recall that a magnetic tape is capable of storing large quantities of data at a relatively low cost per bit of storage. A typical tape might be capable of storing up to 20 million characters, which corresponds to 120 million bits (Chap. 10). To construct such a memory with magnetic cores requires about 3 million cores per plane, assuming we use a stack of 36 planes corresponding to a 36-bit word. It is quite easy to understand the impracticality of constructing such a system. What is needed, then, is a system capable of storing information with less cost per bit but having a greater capacity.

Such a system is the magnetic-drum storage system. The basis of a magnetic drum is a cylindrical-shaped drum, the surface of which has been coated with a magnetic material. The drum is rotated on its axis as shown in Fig. 12-31, and the read/write heads are used to record information on the drum or read information from the drum. Since the surface of the drum is magnetic, it exhibits a rectangular-hysteresis-loop property and can thus be magnetized. The process of recording on the drum is much the same as for recording on magnetic tape, as discussed in Chap. 10, and the same methods for recording are commonly used (i.e., RZ, NRZ, and NRZI). The data are recorded in tracks around the circumference of the drum, and there is one read/write head for each track. There are three major methods for storing information on the drum surface; they are bit-serial, bit-parallel, and bit-serial-parallel.

In bit-serial recording, all the bits in one word are stored sequentially, side by side, in one track of the drum. Bit-serial storage is shown in Fig. 12-32a. Storage densities of 200 to 1,000 bits per in are typical for magnetic drums. A typical drum might be 8 in in diameter and thus have the capacity to store $\pi \times 8 \text{ in} \times 200 \text{ bits per in} = 5,024 \text{ bits in each track}$. Drums have been constructed with anywhere from 15 to 400 tracks, and a spacing of 20 tracks to the inch is typical. If we assume this particular drum is 8 in wide and has a total of 100 tracks, we see immediately that it has a storage capacity of $5,024 \text{ bits per track} \times 100 \text{ tracks} =$




Fig. 12-31. Magnetic-drum storage.




Fig. 12-32. Magnetic-drum organization. (a) Bit-serial storage. (b) Bit-parallel storage. (c) Bit-serial-parallel storage.

502,400 bits of information. Compare this capacity with that of a coincident core memory, which is 64 cores on a side (quite a large core system) with 64 core planes. This core memory has a capacity of $2^6 \times 2^6 \times 2^6 = 262,144$ bits. The drum described above is actually considered small, and much larger drums have been constructed and are now in use.

Example 12-11

A certain magnetic drum is 12 in in diameter and 12 in long. What is the storage capacity of the drum if there are 200 tracks and data are recorded at a density of 500 bits per in²?

Solution

Each track has a capacity of $\pi \times 12 \text{ in} \times 500 \text{ bits per in}^2 = 18,840$ bits. Since there are 200 tracks, the drum has a total capacity of $18,840 \times 200 = 3,768,000$ bits.

In the preceding example, each track has the ability to store about 18,840 bits. If we use a 36-bit word, we can store about 523 words in each track. Since the words are stored sequentially around the drum, and since there is only one read/write

head for the track, it is easy to see that we may have to wait to read any one word. That is, the drum is rotating, and the word we want to read may not be under the read head at the time we choose to read it. It may in fact have just passed under the head, and we will have to wait until the drum completes nearly a full revolution before it is under the head again. This points out one of the major disadvantages of the drum compared with the core storage. That is the problem of access time. On the average, we can assume that we will have to wait the time required for the drum to complete one-half a revolution. A drum is thus said to have restricted access.

Example 12-12

If the drum in Example 12-11 rotates at a speed of 3,000 rpm, what is the average access time for the drum?

Solution

3,000 rpm = 50 rps. Thus the time for one revolution is $1/(50 \text{ rps}) = 20 \text{ ms}$. Thus, the average access time is one-half the time of one revolution, which is 10 ms. Contrast this with a coincident-current core memory which has a direct access time of a few microseconds.

Notice in the previous example that it requires a short period of time to read the 36 bits of the word, since they appear under the read head one bit at a time in a serial fashion. The actual time required is small compared with the access time and is found to be $(20 \text{ ms/r})/(523 \text{ words per track}) = 40 \mu\text{s}$. This read time can be reduced by storing the data on the drum in a parallel manner, as shown in Fig. 12-32b.

The average access time for bit-parallel storage is the same as for bit-serial storage, but it is possible to read and record information at a much faster rate with the bit-parallel system. Let us use the drum in Example 12-11 once more. Since there are 523 words around each track, and since the drum rotates at 50 rps, we can read (or write) 523 words per revolution $\times 50 \text{ rps} = 26,150$ words per second. If the data were stored in parallel fashion, we could read (or write) at 36 times this rate, or at a rate of 18,840 words per revolution $\times 50 \text{ rps} = 942,000$ words per second. We would, of course, arrange to have the number of tracks on the drum an even multiple of the number of bits in a word. For example, with a 36-bit word we might use a drum having 36 or 72 or 108 tracks.

A third method for recording data on a drum is called "bit-serial-parallel." The method is shown in Fig. 12-32c and is commonly used for storing BCD information. The access and read (or write) times are a combination of the serial and parallel times. One BCD character occupies one bit in each of four adjacent tracks. Thus, every four tracks might be called a "band," and each BCD character occupies one space in the band. If there are 36 BCD characters in a word, we can store 523 words on the drum of Example 12-11.

Quite often the access time is speeded up by the addition of extra read/write heads around the drum. For example, we might use two sets of heads placed on opposite sides of the drum. This would obviously cut the access time in half. Alter-

natively, we might use three sets of heads arranged around the drum at 120° angles. This would reduce the access time by one-third.

Since writing on and reading from the drum must be very carefully timed, one track in the drum is usually reserved as a timing track. On this track, a series of timing pulses is permanently recorded and is used to synchronize the write and read operations. For the drum discussed in Example 12-11, there are 523 words in each track around the circumference of the drum. We might then record a series of 523 equally spaced timing marks around the circumference of the timing track. Each pulse would then designate the read or write position for a word on the drum.

STUDY AIDS

Summary

A wide variety of magnetic devices can be used as binary devices in digital systems. By far the most widely used is the magnetic core. Cores can be used to implement various logic functions such as AND, OR, and NOT, and more complicated functions can be formed from combinations of these basic circuits. Magnetic-core shift registers and ring counters can be constructed by using the single-diode transfer loop between cores. Magnetic-core logic is particularly useful in applications experiencing environmental extremes.

Direct-access memories with very fast access times can be conveniently constructed using either magnetic cores or transistors. The most popular method for constructing these memories is the coincident-current technique. Memories constructed using cores are inherently DRO-type memories but can be transformed into NDRO memories by the addition of external logic.

Semiconductor memories constructed from bipolar transistors or MOSFETs are available. Bipolar memories are static memories, but are available as random-access ROMs, or as complete read/write units. MOS memories can be either static or dynamic, and are available as RAMs.

Magnetic drums and disks provide larger storage capacities at a lower cost per bit than core-type memories. They do, however, offer the disadvantage of increased access time.

Glossary

access time For a coincident-current memory, it is the time required for one read/write cycle. In general, it is the time required to write one word into memory or to read one word from memory.

address A series of binary digits used to specify the location of a word stored in a memory.

coincident-current selection The technique of applying $1/2 I_m$ on each of two lines passing through a magnetic device in such a way that the net current of I_m will switch the device.

DRO Destructive readout.

dynamic memory A memory whose contents must be restored periodically.

hysteresis Derived from the Greek word *hysterein*, which means to lag behind.

hysteresis curve Generally a plot of magnetic flux density B versus magnetic force

H Can also refer to the plot of magnetic flux ϕ versus magnetizing current I .

memory cycle In a coincident-current memory system, a read operation followed by a write operation.

NDRO Nondestructive readout.

RAM Random-access memory.

ROM Read-only memory.

select current I_m The minimum current required to switch a magnetic device.

single-diode transfer loop A method of coupling the output of one magnetic core to the input of the next magnetic core.

squareness ratio A measure of core quality. From the hysteresis curve, it is the ratio B_r/B_m .

static memory A memory capable of storing binary information indefinitely.

Review Questions

1. Name one advantage of a ferrite core over a metal-ribbon core.
2. Name one advantage of a metal-ribbon core over a ferrite core.
3. Describe the method for detecting a stored 1 in a core.
4. Why is a strobing technique often used to detect the output of a switched core?
5. How is core switching time t_c affected by the switching current?
6. Explain why more complicated logic functions using cores can lead to excessive operating times.
7. What is the purpose of the diode in the single-diode transfer loop?
8. Why is a delay in signal transfer between cores desired?
9. Explain how the R and C in Fig. 12-11 introduce a delay in signal transfer between cores.
10. Explain the operation of the sense wire in a magnetic-core matrix plane. Why is it possible to thread every core in the plane with the same wire?
11. Explain how it is possible to store a 0 in a coincident-current memory core using the inhibit line.
12. Why is a basic coincident-current core memory inherently a DRO-type system?
13. In the basic memory cycle for a coincident-current core memory system, why must the read operation come before the write operation?
14. What is the difference between the write into memory and the read from memory cycles for a coincident-current core memory system?
15. Explain the meaning of the title "64-word by eight-bit static RAM."
16. Why are there no dynamic bipolar memories?
17. What does it mean to "refresh" a dynamic memory?

18. Describe the difference between random-access and restricted-access memories.
19. Describe the advantages of using a magnetic-drum storage system.

Problems

- 12-1. Draw a typical hysteresis curve for a core, and show the two remanent points.
- 12-2. Show graphically on a ϕI curve the path of the operating point as the core is switched from a 1 to a 0. Repeat for switching from a 0 to a 1.
- 12-3. Draw the symbol for a magnetic-core logic element, and explain the function of each winding.
- 12-4. Draw a set of waveforms showing how the exclusive-OR circuit of Fig. 12-8f must operate (notice it requires only two clocks which are spaced 180° out of phase).
- 12-5. Draw a single-diode transfer loop between two cores, and explain its operation (use waveforms if needed).
- 12-6. Draw a schematic and the waveforms for a core ring counter which provides seven output pulses.
- 12-7. Draw a sketch and explain how a core can be switched by the coincident-current method.
- 12-8. Make a sketch similar to Fig. 12-15 showing a three-dimensional core memory capable of storing 100 ten-bit words. Show all input and output lines clearly.
- 12-9. Describe the geometry of a coincident-current core memory capable of storing 4,096 thirty-six-bit words (i.e., how many planes, how many cores per plane, etc.).
- 12-10. How many bits can be stored in the memory in Prob. 12-9?
- 12-11. How many control lines are required for the memory in Prob. 12-9?
- 12-12. Show graphically the meaning of squareness ratio for a magnetic core, and explain its importance for magnetic-core memories.
- 12-13. Describe a structure for the address which could be used for the memory of Prob. 12-9.
- 12-14. If a certain core memory is composed of square matrices, what is the word capacity if the address is 12 binary digits?
- 12-15. How many bits are required in the address of a 256-word by one-bit read/write bipolar RAM?
- 12-16. Draw the polarity of the stored charge on the gate capacitance shown in the basic dynamic memory cell in Fig. 12-29.

- 12-17. What is the bit-storage capacity of a magnetic drum 10 in in diameter if data are stored with a density of 200 bits per in in 20 tracks?
- 12-18. What would be the diameter of a magnetic drum capable of storing 3,140 thirty-six-bit words if there are 10 tracks and data are stored bit-serial at 300 bits per in?
- 12-19. What is the average access time for the drum in Prob. 12-18 if it rotates at 36,000 rpm? What could be done to reduce this access time by a factor of 2?
- 12-20. For the drum in Prob. 12-18, at what bit rate must data be moved (i.e., read or write) if the drum rotates at 36,000 rpm?

Introduction to Digital Computers

14

The digital principles discussed in the previous chapters have been utilized to devise a great many different digital systems. The applications are many and varied. They include simple systems such as counters and digital clocks, and more complex applications such as digital voltmeters, A/D converters, frequency counters, and time-period measuring systems. Among the most sophisticated digital systems devised are digital computers, including special-purpose machines, small general-purpose computers (such as the Digital Equipment Corp. PDP-8/E), and large general-purpose computers (such as the IBM 360 and 370 systems). In this chapter we consider some of the basic principles common to digital computer systems.

After studying this chapter you should be able to

1. State the difference between a special purpose and a general purpose digital computer.
2. Discuss the 4 main blocks in a general purpose computer.
3. Write a simple computer program using mnemonic code.

14-1 BASIC CLOCKS

The operation or control of a digital system can be classified in two general categories—synchronous and asynchronous. In a synchronous system the flip-flops are controlled by the system clock and can therefore change states only when the clock changes state. Therefore, all the flip-flops and logic gates change levels in time (or in synchronism) with the clock. An example of such a synchronous system is the parallel counter constructed using the master/slave clocked flip-flops. In this counter, the flip-flops can change state only when the clock goes low and at no other time (notice that a system could be constructed such that the flip-flops would change state when the clock goes high). On the other hand, in an asynchronous system the flip-flops are controlled by events which occur at random times. Thus




Fig. 14-1. Basic system clock.

the flip-flops may change states at random and are not in synchronism with any timing signal such as a clock. An example of such a system might be the operation of a push button by a human operator. Depression of the push button would cause a flip-flop to change state. Since the operator can depress the button at any time he or she desires, the flip-flop would change states at some random time, and this is therefore an asynchronous operation. Most large-scale digital systems operate in the synchronous mode; if you give a little thought to the checkout and maintenance of such a system, it is easy to see why.

Since all logic operations in a synchronous machine occur in synchronism with a clock, the system clock becomes the basic timing unit. The system clock must provide a periodic waveform which can be used as a synchronizing signal. The square wave shown in Fig. 14-1a is a typical clock waveform used in a digital system. It should be noted that the clock need not be a perfectly symmetrical square wave as shown. It could simply be a series of positive pulses (or negative pulses) as shown in Fig. 14-1b. This waveform could, of course, be considered as an asymmetrical square wave. The main requirement is simply that the clock be perfectly periodic. Notice that the clock defines a basic timing interval during which logic operations must be performed. This basic timing interval is defined as a *clock cycle time* and is equal to one period of the clock waveform. Thus all logic elements, flip-flops, counters, gates, etc., must complete their transitions in less than one clock cycle time.

Example 14-1

What is the clock cycle time for a system which uses a 500-kHz clock? A 2-MHz clock?

Solution

A clock cycle time is equal to one period of the clock. Therefore, the clock cycle time for a 500-kHz clock is $1/(500 \times 10^3) = 2 \mu\text{s}$. For a 2-MHz clock, the clock cycle time is $1/(2 \times 10^6) = 0.5 \mu\text{s}$.

Example 14-2

The total propagation delay through a master/slave clocked flip-flop is given as 100 ns. What is the maximum clock frequency that can be used with this flip-flop?

Solution



An alternative way of expressing the question is, how fast can the flip-flop operate? The flip-flop must complete its transition in less than one clock cycle time. There-

fore, the minimum clock cycle time must be 100 ns. So, the maximum clock frequency must be $1/(100 \times 10^{-9}) = 10 \text{ MHz}$.

In many digital systems the clock is used as the basic standard for measurement. For example, the accuracy of the digital clock discussed in Chap. 9 is related directly to the frequency of the clock used to drive the counter. If the clock changes frequency, the accuracy is reduced. For this reason, it is necessary to ensure that the clock maintains a stable and predictable frequency. In many digital systems only short-term stability is required of the clock. This would be the case in a system where the clock could be monitored and adjusted periodically. For such a system, the basic clock might be derived from a free-running multivibrator or a simple sine-wave oscillator as shown in Fig. 14-2a and b. For the free-running multivibrator the clock frequency f is given by

$$f = \frac{1}{2RC \ln(1 + V_C/V_B)} \quad (14-1)$$

Fig. 14-2. Basic clock circuits. (a) Free-running multivibrator. (b) Wien-bridge oscillator.






Fig. 14-3. Crystal oscillator.

From Eq. (14-1) it can be seen that the basic clock frequency is affected by the supply voltages as well as the values of the resistors R and capacitors C . Even so, it is possible to construct multivibrators such as this which have stabilities better than a few parts in 10^3 per day. The frequency of oscillation f for the Wien-bridge oscillator is given by

$$f = \frac{1}{2\pi RC} \quad (14-2)$$

Again it is not difficult to construct these oscillators with stabilities better than a few parts in 10^3 per day. If greater clock accuracy is desired, a crystal-controlled oscillator such as that shown in Fig. 14-3 might be used. This type of oscillator is quite often housed in an enclosure containing a heating element which maintains the crystal at a constant temperature. Such oscillators can have accuracies better than a few parts in 10^6 per day.

Example 14-3

The multivibrator in Fig. 14-2a is being used as a system clock and operated at a frequency of 100 kHz. If its accuracy is better than ± 2 parts in 10^3 per day, what are the maximum and minimum frequencies of the multivibrator?

Solution

One part in 10^3 can be thought of as 1 cycle in 1,000 cycles. Two parts in 10^3 can be thought of as 2 cycles in 1,000 cycles. Since the multivibrator runs at 100 kHz, two parts in 10^3 is equivalent to 200 cycles. Thus the maximum frequency would be $100 \text{ kHz} + 200 \text{ cycles} = 100.2 \text{ kHz}$, and the minimum frequency would be $100 \text{ kHz} - 200 \text{ cycles} = 99.8 \text{ kHz}$.




Fig. 14-4. Oscillator and output amplifier.

None of the oscillators shown in Figs. 14-2 and 14-3 has a square-wave output waveform, and it is therefore necessary to convert the basic frequency into a square wave before use in the system. The simplest way of accomplishing this is to use a Schmitt trigger on the output of the basic oscillator as shown in Fig. 14-4. This provides two advantages:

1. It provides a square wave of the basic clock frequency as desired.
2. It ensures that the clock-output amplifier (the Schmitt trigger in this case) has enough power to drive all the necessary circuits without loading the basic oscillator and thus changing the oscillating frequency.

14-2 CLOCK SYSTEMS

Quite often it is desirable to have clocks of more than one frequency in a system. Alternatively, it might be desirable to have the ability to operate a system at different clock frequencies. We might then begin with a basic clock which is the highest frequency desired and develop other basic clocks by simple frequency division using counters. As an example of this, suppose we desire a system which will provide basic clock frequencies of 3, 1.5, and 1 MHz. This could be accomplished by using the clock system shown in Fig. 14-5. We begin with a 3-MHz oscillator followed by a Schmitt trigger to provide the 3-MHz clock. The 3-MHz signal is then fed through one flip-flop which divides the signal by 2 to provide the 1.5-MHz clock. The 3 MHz signal is also fed through a divide-by-3 counter, which provides the 1-MHz clock. Systems having multiple clock frequencies can be provided by using this basic method.




Fig. 14-5. Basic clock system.




Fig. 14-6. Clock system.

Example 14-4

Show a clock system which will provide clock frequencies of 2 MHz, 1 MHz, 500 kHz, and 100 kHz.

Solution

The desired system is shown in Fig. 14-6. Beginning with a 2-MHz oscillator and a Schmitt trigger, the 2-MHz clock appears at the output of the Schmitt trigger. The first flip-flop divides the 2 MHz signal by 2 to provide the 1 MHz clock. The second flip-flop divides the 1-MHz clock by 2 to provide the 500-kHz clock. Dividing the 500-kHz clock by 5 provides the 100-kHz clock.

It is sometimes desirable to have a two-phase clock in a digital system. A two-phase clock simply means we have two clock signals of the same frequency which are 180° out of phase with one another. This can be accomplished with the outputs of a flip-flop. The Q output is one phase of the clock and the \bar{Q} output is the other phase. These two signals are clearly 180° out of phase with one another, since one is the complement of the other. A system for developing a two-phase clock of 1 MHz is shown in Fig. 14-7. For distinction, the two clocks are sometimes referred to as phase A and phase B. You will recall that one use for a two-phase clock system is to drive the magnetic-core shift register discussed in Chap. 12 (Fig. 12-10). It is interesting to note that the two-phase clock system can be used to overcome the race problem encountered with the basic parallel counter discussed in Chap. 8 (Fig. 8-5). The race problem is solved by driving the odd flip-flops (i.e., flip-flops A, C, E, etc.) with phase A of the clock, and the even flip-flops (i.e., flip-flops B, D, F, etc.) with phase B of the clock (see Prob. 14-12).

The race problem as initially discussed in Chap. 8 can occur any time two or more signals at the inputs of a gate are undergoing changes at the same time. The

Fig. 14-7. 1-MHz two-phase clock.






Fig. 14-8. The use of a strobe pulse. (a) Three-input AND interrogated by a strobe pulse. (b) Waveforms for the AND gate.

problem is therefore not unique in counters and can occur anywhere in a digital system. For this reason, a strobe pulse is quite often developed using the basic clock. This strobe pulse is used to interrogate the condition of a gate at a time when the input levels to the gate are not changing. If the gate levels render the gate in a true condition, a pulse appears at the output of the gate when the strobe pulse is applied. If the gate is false, no pulse appears. In Fig. 14-8, a strobe pulse is used to interrogate the simple three-input AND gate. The waveforms clearly show that outputs appear only when the three input levels to the gate are true. It is also quite clear that no racing can possibly occur since the strobe pulses are placed exactly midway between the input-level transitions. The strobe signal can be developed in a number of ways. One way is to differentiate the complement of the clock, $\overline{\text{Clock}}$, and use only the positive pulses. A second method would be to differentiate the clock and feed it into an "off" transistor as shown in Fig. 14-9.

14-3 MPG COMPUTER

Up to this point we have covered quite a wide variety of the topics generally encountered in the study of digital systems. Some of the topics have been discussed in

Fig. 14-9. Developing a strobe pulse.



great detail, while others have been treated in a more general way. In any case you should now have the necessary background to study any digital system with good comprehension and a minimum of effort. Even so, you may be somewhat unsure about the overall organization of a digital system. In an effort to overcome this feeling and to attempt to tie together many of the topics discussed in the previous chapters, we shall at this time consider the implementation of a small special-purpose digital computer.

The special-purpose computer we shall consider will be used to calculate the miles per gallon of a motor vehicle, thus the name *MPG computer*. It is a special-purpose computer since this is the only use for which it is intended. A general-purpose computer would be a more complicated machine which might be used for a number of different applications.

The first step in the design of the MPG computer must necessarily be the determination of the system performance requirements. The first requirement might be that the system be capable of operating from a supply voltage of ± 6 or ± 12 V dc since the machine will be operated in a motor vehicle. The second requirement might be that the readout of the computer be in decimal form. Nixie tubes might be good for the readout, but they require an additional power supply of around +100 V to operate the tubes. Digital modules are commercially available which provide decimal readout, and they operate on +6 or +12 V dc. These modules do not require the +100 V, and might be a better choice in this case. The final decision will be one of economics. The third requirement is that the computer calculate the miles per gallon used by the vehicle to an accuracy of ± 1 mile per gallon. The fourth requirement we shall impose is that the computer perform a calculation at least once every 15 s when the vehicle is traveling at a speed greater than 10 mph. In other words, we would like to sample the mileage performance of the vehicle at least once every 15 s (faster sampling rates are acceptable). The fifth requirement is that the computer be capable of operating in vehicles using fuel at rates between 10 and 40 miles per gallon. We can now summarize the five basic requirements of the MPG computer as follows:

1. Power-supply voltage is either ± 6 or ± 12 V dc.
2. The computer must provide a decimal readout in miles per gallon.
3. The computer must provide the readout to an accuracy of ± 1 mile per gallon.
4. The computer must provide a readout of miles per gallon at least once every 15 s when the vehicle is traveling at a speed greater than 10 mph.
5. The computer must be capable of calculating miles per gallon between the limits of 10 and 40 miles per gallon.

It should be noted that the system requirements for the computer under study here are quite simple and somewhat less stringent than in the usual case. The requirements here are intentionally made simple in order to simplify the discussion. Nevertheless the principles are the same regardless of the severity of the system specifications, and the study is therefore instructive.

We assume that we have available two transducers which are to be used as an integral part of the MPG computer. The first transducer is used to measure the vol-




Fig. 14-10. Transducer pulses for the MPG computer when the rate is 10 miles per gallon.


ume of fuel flowing into the engine. This flow transducer provides an electrical pulse each time $1/1000$ of a gallon of fuel passes through it. The second transducer is used to measure the distance traveled and is driven by the speedometer cable. This distance transducer provides an electrical pulse each time the vehicle has traveled a distance of $1/1000$ of a mile.

Now in order to implement the necessary logic for the computer, let us examine the outputs of the flow and distance transducers. Let us begin by assuming that we have a flow transducer which gives an output pulse each time 1 gallon is used, and we have a distance transducer which gives an output pulse each time the vehicle has traveled 1 mile. If our vehicle is obtaining a mileage slightly better than 10 miles per gallon, the transducer waveforms appear as shown in Fig. 14-10. Notice that the number of distance pulses appearing between two flow pulses is exactly equal to the miles per gallon we desire. Thus we can calculate the miles per gallon by simply counting the number of distance pulses occurring between two flow pulses. We can check this by noting that, if the vehicle were operating at 20 miles per gallon, there would be 20 distance pulses between two flow pulses. Notice that if the flow transducer supplied 10 pulses per gallon, and at the same time the distance transducer provided 10 pulses per mile, the basic waveform in Fig. 14-10 would remain unchanged. That is, the number of distance pulses appearing between two flow pulses would still be equal to the number of miles per gallon. From this it should be clear that we can choose any number of pulses per gallon from the flow transducer so long as we choose the same number of pulses per mile from the distance transducer. The transducers we are going to use in the MPG computer provide 1,000 pulses per gallon of flow and 1,000 pulses per mile of distance. Therefore, the number of miles per gallon can be obtained by simply counting the number of distance pulses between consecutive flow pulses.

The reason for using these transducers can be seen by examining the time between flow pulses. Let us first consider the flow transducer having one pulse per gallon and the distance transducer having one pulse per mile. If the vehicle were obtaining a rate of 10 miles per gallon, one flow pulse would occur every 10 miles. If the vehicle were traveling at a speed of 10 mph, the flow pulses would occur at a rate of one per hour. This is clearly not a fast enough sampling rate. On the other hand, with the specified transducers, the flow pulses occur at a rate of 1,000 pulses per gallon and at the rate of 1,000 pulses per hour under the same conditions. Thus the flow pulses occur every $1 \text{ hr}/1000 = 3.6 \text{ s}$. This sampling time is clearly within the specified rate. The worst case occurs when the vehicle obtains the maximum miles per gallon. At 40 miles per gallon and 10 mph the flow pulses occur every $3.6 \times 4 = 14.4 \text{ s}$. We have therefore met the minimum-sampling-time requirements.

The logic diagram for the MPG computer can now be drawn; it is shown in Fig. 14-11 along with the complete waveforms. The flow pulses are fed into a conditioning amplifier and then into a one-shot to develop the waveform OS_1 and \overline{OS}_1 . The distance pulses are also fed into a conditioning amplifier. Since we desire to count the number of distance pulses occurring between two pulses, we use the distance pulses as one input to the count AND gate. If \overline{OS}_1 is used as the other input to this AND gate, it is enabled between flow pulses, and the distance pulses appear at its output. We use the pulses appearing at the output of the count AND gate to drive a counter. Since we desire to display the miles per gallon between the limits

Fig. 14-11. Complete MPG computer.



of 10 and 40, we use a five-flip-flop shift counter for the units digits, and a three-flip-flop shift counter for the tens digits of miles per gallon.

One conversion time is the time between two flow pulses, and we want to shift the accumulated count into the display flip-flops at the end of each conversion cycle. Notice first of all that, when \overline{OS}_1 is low, the count AND gate is disabled and therefore the units and tens counters cannot change states. It is during this time that we must shift the contents of these counters into the display flip-flops. We use the leading edge of OS_1 to trigger the shift one-shot and develop the shift waveform OS_2 . The falling edge of OS_1 is applied to the shift gates, and at this time the count stored in the units and tens counters is shifted into the display flip-flops. The falling edge of OS_1 is then used to reset all flip-flops in the units and tens counters. The contents of the display flip-flops are then decoded and used to illuminate the indicator lights. In this system, the distance pulses can be considered to be the basic system clock. The flow pulses form a variable control gate by means of the control one-shot which determines the period of time that the count AND gate is enabled and therefore the number of distance pulses counted. The output of the shift one-shot OS_2 can be considered as a strobe pulse which shifts data from the counters into the display flip-flops in such a way that racing is avoided. The system clearly has an accuracy of \pm one count, which corresponds to \pm 1 mile per gallon.

14-4 GENERAL-PURPOSE COMPUTER

The MPG computer discussed in the previous section is considered a special-purpose computer since it is designed and constructed to perform a single function; to alter it so that it could perform another function would require a major change in design. On the other hand, a general-purpose computer is designed so that it can perform a number of fundamental operations—addition, subtraction, multiplication, division, comparison, etc. The computer can then be used in any number of different applications by simply instructing it to perform the appropriate operations in an orderly fashion. The functions to be performed, listed in the order in which they are to be accomplished, is known as a program (instruction set). This list of instructions, or program, is normally stored in the computer memory; when the computer is started, it simply performs these instructions in the order stored. Herein lies the difference between an electronic calculator and a general-purpose digital computer—the calculator performs a function (add, subtract, etc.) each time an operator depresses a button, but the stored-program computer performs the complete list of stored instructions without human intervention. Furthermore, the computer is capable of completing the instruction set in a very short period of time (addition in perhaps a few microseconds), and the operation is virtually error free.

The simplified block diagram in Fig. 14-12 shows the basic units to be found in any general-purpose computer system. The input/output block represents the interface between man and machine. It could simply be a teletype unit, where input information is typed in on the keyboard and output information is printed on paper. It could also represent any of the other input/output media previously discussed, such as punched paper tape, punched unit-record cards, and magnetic tape. In any case,

40




Fig. 14-12. Basic computer unit block diagram.

input data are taken into the system and stored in the memory according to the appropriate signals as generated by the control block. Similarly, the control unit generates the appropriate signals to read data from the memory and move it to the output block.

The arithmetic unit consists of the registers, counters, and logic required for the basic operations, including addition, subtraction, complementation, shifting right or left, comparison, etc. Since the manipulation of data is accomplished in this unit, it is sometimes referred to as the central processing unit (CPU). The topics previously covered (number systems, digital arithmetic, etc.) provide an insight into the logic circuits and configurations required in a CPU. Again, the control unit provides the necessary signals to move data from the memory unit to the arithmetic unit, perform the desired data manipulation, and move the resulting data back into memory.

The memory block represents the area used to store the two types of information present in the computer; namely, the list of instructions (program) and the data to be operated on as well as the resulting output data. The memory itself could be constructed using any of the devices previously discussed—magnetic cores, magnetic drums or disks, semiconductor memory units, magnetic tapes, and so on. Reading data from or writing data into the memory is again under the guidance of the control unit.

The control unit generally contains the counters, registers, and logic necessary to develop the control signals required for moving data into and out of the memory, and for performing the necessary data manipulations in the arithmetic unit. The system clock is a part of the control unit, and it is usually the starting point for generating the proper control signals as discussed in the first part of this chapter.

It is interesting to consider an actual general-purpose digital computer in light of the above discussion. For this purpose, a block diagram of the Digital Equipment Corp. PDP-8/E is shown in Fig. 14-13.¹ Note how the system diagram can be broken into the four basic blocks previously discussed—input/output, arithmetic, memory, and control. A table-model PDP-8/E is shown in Fig. 14-14, and the following excerpt gives a general description of the system.²

The PDP-8/E is specially designed as a general purpose computer. It is fast, compact, inexpensive, and easy to interface. The PDP-8/E is designed to meet




Fig. 14-13. PDP-8/E basic system block diagram.

¹ "Small Computer Handbook," chap. 1, Digital Equipment Corporation, Maynard, Mass., 1971.

² Ibid.




Fig. 14-14. PDP-8/E programmed data processor.

the needs of the average user and is capable of modular expansion to accommodate most individual requirements for a user's specific applications.

The PDP-8/E basic processor is a single-address, fixed word length, parallel-transfer computer using 12-bit, 2's complement arithmetic. The cycle time of the 4096-word random address magnetic core memory is 1.2 microseconds for fetch and defer cycles without autoindex; and 1.4 microseconds for all other cycles. Standard features include indirect addressing and facilities for instruction skip and program interrupt as a function of the input/output device condition.

Five 12-bit registers are used to control computer operations, address memory, operate on data and store data. A Programmer's console provides switches to allow addressing and loading memory and indicators to observe the results. The PDP-8/E may also be programmed using the console Teletype with a reader/punch facility. Thus, programs can be loaded into memory using the switches on the Programmer's console, the Teletype keyboard, or the paper tape reader. Processor operation includes addressing memory, storing data, retrieving data, receiving and transmitting data and mathematical computations.

The 1.2/1.4 microsecond cycle time of the machine provides a computation rate of 385,000 additions per second. Each addition requires 2.6 microseconds (with one number in the accumulator) and subtraction requires 5.0 microseconds (with the subtrahend in the accumulator). Multiplication is performed in 256.5 microseconds or less by a subroutine that operates on two signed 12-bit numbers to produce a 24-bit product, leaving the 12 most significant bits in the accumulator. Division of two signed 12-bit numbers is performed in 342.4 microseconds or less by a subroutine that produces a 12-bit quotient in the accumulator and a 12-bit remainder in core memory. Similar signed multiplication and division operations are performed in approximately 40 microseconds, utilizing the optional Extended Arithmetic Element.

The flexible, high-capacity input/output capabilities of the computer allow it to operate a large variety of peripheral machines. Besides the standard keyboard and paper-tape punch and reader equipment, these computers are capable of operating in conjunction with a number of optional devices (such as high-speed perforated-tape punch and reader equipment, card reader equipment, line printers, analog-to-digital converters, cathode ray tube (CRT) displays, magnetic tape equipment, a 32,764-word random-access disk file, a 262,112-word random-access disk file, etc.).

14-5 COMPUTER ORGANIZATION AND CONTROL

In this short chapter devoted to digital computers, we cannot possibly give an exhaustive treatment of all machines; however, we can discuss in general terms those aspects of computer organization and operation which are common to many different types of digital computers.

The information stored in the computer memory is of two types—either *data words* (numeric information) or *instruction words*. In Sec. 13-1, we considered in some detail the various formats available for storing numbers, including both fixed-point and floating-point numbers. We must now consider an appropriate format for a computer instruction word.

In general, a computer instruction word will have two distinct sections, as shown in Fig. 14-15. In this case the word length is 12 bits; however, the number of bits in a word varies from machine to machine (e.g., 36 in the IBM 7090/7094, 32 in the IBM 360, 36 in the GE 635, and 12 in the PDP-8/E). The first section (the three bits on the left in this case) are used for the operation code (op-code) of the instruction to be performed. The op-codes are defined by the computer designer when the machine is initially designed. For example, the op-code for addition might be defined as 001₂. In this case, there are only three bits reserved for op-codes, and a computer using this format would therefore be limited to $2^3 = 8$ op-codes.

The remaining bits in the instruction word shown in Fig. 14-15 are used to specify the address in memory to which the instruction applies. In this case, the nine bits can be used to specify any one of $2^9 = 512$ locations in memory. As an example, the instruction word 001 00001100 means add (001) the contents of the



Fig. 14-15. Instruction word format.

memory located at address 12_{16} (000001100) to the contents of the accumulator register in the arithmetic unit.

Frequently the memory is broken up into sections called "pages" in order to provide for more efficient addressing. For example, the PDP-8/E has a basic memory of 4,096 twelve-bit words. The memory is broken up into 32 pages of 128 words on each page. Thus any word on a page can be addressed by means of only seven bits ($2^7 = 128$). The instruction word for the PDP-8/E is then arranged as shown in Fig. 14-16. If the address mode bit (bit 3) is 0, the op-code simply refers to one of the 128 page addresses given by the last seven bits in the word. However, if the address mode bit is 1, indirect addressing is indicated. This means the control unit will go either to page 0 or remain on the current page (depending on whether bit 4 is 1 or 0), take the contents of the given address, and treat it as another address. The first five bits of this new address specify which of the 32 pages ($2^5 = 32$), and the remaining seven bits give the address on that page ($2^7 = 128$) containing the data to which the op-code applies.

In this way, the instruction word format need only have seven bits devoted to an address, and only an occasional 12-bit address word is needed to reference data on any one of the other 31 available pages. Clearly this word format is more efficient than simply carrying 12 ($2^4 = 4,096$) bits for address locations in memory.

As an example of indirect addressing, suppose the data being operated on are stored on page 15 of the memory—in order to get to another page, one must use indirect addressing. The instruction word 001 10 0001110 means add (001) the contents of the data located in address 14_{16} (0001110) on page 0 to the contents of the accumulator register in the arithmetic unit. Note that the 1 in the fourth bit position specifies indirect addressing, and the 0 in the fifth bit position refers to page 0. Now, if the contents of memory location 14_{16} on page 0 is 00101 0001111, the data to be added to the accumulator will be found on page 5_{16} (00101) in location 15_{16} (0001111).

Fig. 14-16. PDP-8/E instruction word format.





Fig. 14-17. Basic computer operating cycles. (a) Fetch, (b) Execute.

The instructions to be executed by the computer are normally stored in the memory in the order in which they are to be performed. To begin an operation, the address in the memory of the first instruction to be executed is entered into the machine by an operator. The control unit then fetches this instruction from memory, executes the proper operation, and proceeds to the next instruction stored in the memory. This basic two-cycle process continues until all the instructions have been completed and the machine stops. Thus the operation of a computer can be explained in terms of two fundamental cycles—fetch and execute. Let's examine these two cycles and determine the tasks to be accomplished by the control unit during each cycle.

The computer units involved during a fetch cycle are shown in Fig. 14-17a. During a fetch cycle, the following operations are performed:

1. The address in memory of the first instruction to be executed is placed in the instruction counter. This address is read into the memory address register (MAR) and a read/write cycle is initiated in the memory.
2. The instruction stored at the given address in memory is read into the memory buffer register (MBR).
3. The op-code portion of the instruction in the MBR is then stored in the op-code register, and the address portion is placed in the MAR (in place of the previous address) in preparation for the following execute cycle.
4. The instruction counter is increased by one in order to be ready for the next fetch cycle.

The computer units active during an execute cycle are shown in Fig. 14-17b, and the following operations are performed:

1. The address in memory containing data to be read out, or where data is to be stored, is contained in the MAR as a result of the previous fetch cycle. Similarly, the op-code is contained in the op-code register.
2. The contents of the op-code register are decoded and the control unit provides the necessary control signals to perform the operation called for—e.g. read data from an input TTY, into the MBR and store it at the address in memory according to the contents of the MAR; or, read data from the address in memory as given by the MAR, and move it to the arithmetic unit via the MBR; or, read data from the memory via the MBR and print the data on a TTY; or, read data from the arithmetic unit via the MBR and store it in the memory at the address specified by the MAR.
3. At the completion of the execute cycle, return to the next fetch cycle.

The fetch/execute method of operation is quite common to most general-purpose digital computers, even though the two states might be referred to by different names. When an operation is begun, the control unit first places the computer in the fetch mode, and thereafter alternates execute and fetch modes until the desired operation is complete. A series of clock pulses (perhaps four or five, or even ten) during each fetch cycle is used to time the various operations. A similar sequence of clock pulses is utilized during the execute cycle.

14-6 COMPUTER INSTRUCTIONS

Every general-purpose computer must have an instruction set. There may be only a few (10 or so) for a small computer, while a large computer may have hundreds of instructions. The set of instructions used with any particular computer is of course decided during the initial design phases, and anyone who uses that computer must become intimately familiar with its instruction set. Incidentally, an individual who specializes in efficiently arranging computer instructions for the purpose of solving problems is known as a computer programmer.

Inside the computer, every instruction must be represented as a group of binary numbers (e.g., 001 for addition), but to ease the burden of the programmer, the op-codes are frequently assigned mnemonic titles. For example, the op-code for addition might be 001, but we could code it as ADD. The programmer could then use ADD in arranging his list of instructions, and when the alphanumeric input ADD appeared at the computer input, it would simply be encoded as the instruction 001.

In general, there are four different types of instructions—arithmetic, data manipulation, transfer, and input/output. Let's list a fictitious set of instructions and then see how they might be arranged as a program to solve a problem. Even though this instruction set is fictitious, it is quite similar to those found in actual computer systems. Each instruction is given in mnemonic form, with its binary code in parentheses, and a description of the operation it requires.

HLT (0000) Halts computer operation. Operator may restart by depressing the start button.

ADDX (0001) The content of memory location X is added to the content of the accumulator register in the arithmetic unit.

SUBX (0010) The content of memory location X is subtracted from the content of the accumulator register in the arithmetic unit.

MPYX (0011) The content of memory location X is multiplied by the content of the MQ register in the arithmetic unit, and the product is stored in the MQ register.

DIVX (0100) The content of memory location X is divided into the content of the MQ register, and the quotient is stored in the MQ register.

DCAX (0101) The content of the accumulator is stored in memory location X, and the accumulator is cleared to all zeros.

DCQX (0110) The content of the MQ register is stored in memory location X, and the MQ register is cleared to all zeros.

JMPX (0111) The next instruction is taken from memory location X.

LQX (1000) The content of memory location X is entered into the MQ register.

REDX (1001) One word of data is read at the input device and stored in memory at address X.

PRTX (1010) One word of data is read from memory at address X and printed on the output device.

This list of instructions is of course not complete enough to allow every possible operation, but it allows us to illustrate basic machine-language programming. Notice that there are four bits in each op-code; this is necessary since we want to include more than eight but fewer than 16 instructions. Further, suppose these instructions are used in a small general-purpose computer having only 128 memory

Table 14-1

Operation	Instruction	Memory location	Instruction as stored in memory
Read R and store at memory address 50.	RED 50	0	1001 0110010
Read A and store at memory address 51.	RED 51	1	1001 0110011
Read Y and store at memory address 52.	RED 52	2	1001 0110100
Clear MQ register	DCQ 127	3	0110 1111111
Clear accumulator	DCA 127	4	0101 1111111
Put A in MQ	LQX 51	5	1000 0110011
Multiply A by Y	MPY 52	6	0011 0110100
Store AY in S3	DCQ 53	7	0110 0110101
Put R in accumulator	ADD 50	8	0001 0110010
Add AY to R in accumulator	ADD 53	9	0001 0110101
Store Z in S4	DCA 54	10	0101 0110110
Print out Z	PRT 54	11	1010 0110110
Halt	HLT	12	0000 0000000

locations so that an instruction word is composed of 11₁₀ bits — four bits of op-code and seven bits for memory address.

Now, let's utilize the instructions for our fictitious computer to solve the problem $Z = R + AY$. The program will read the values of R , A , and Y , perform the necessary calculations, and print out the value of Z . The complete program, as written in machine language (mnemonic code) and as stored in memory, would appear as in Table 14-1.

To initiate the program, the operator sets the instruction counter at 0 and depresses the start button. The computer initiates a *fetch* cycle and obtains the first instruction (RFD 50) from memory address 0. This is followed by an *execute* cycle. The next *fetch* cycle obtains the instruction in memory address 1, and so on. The program ends after the computed value for Z is printed out and the HLT instruction is obtained in memory address 12₁₆.

STUDY AIDS

Summary

There are basically two types of digital computers—special purpose and general purpose. Special-purpose computers are designed for a single purpose only, while general-purpose machines can be used in any number of different applications. A general-purpose machine is designed with a basic set of instructions, and a programmer can use such a computer to solve specific problems. The computer solves problems by executing a set of instructions which have been ordered and placed in the computer memory by a programmer. Most computers operate in a basic two-cycle *fetch/execute* mode, and the appropriate control signals are generated in the control unit in synchronism with the system clock.

Glossary

asynchronous system A system in which logic operations and level changes occur at random times.

clock cycle time One clock period; the reciprocal of clock frequency.

computer program A list of specific instructions which a computer executes to solve a given problem.

fetch/execute The two alternating modes of operation in a general-purpose computer.

general-purpose computer A computer designed to accomplish a number of tasks. For example, all the arithmetic operations as well as decision making (i.e., equal to, greater than, less than, go, no go).

instruction word A computer word having two sections, the op-code section and the address section.

mnemonic Intended to assist the memory.

op-code Operation code. The code which defines a specific computer operation.

oscillator stability The stability of the frequency of oscillation; usually expressed in parts per thousand or parts per million for a period of time.

secondary clock A clock of frequency lower than the basic system clock which is derived from the basic system clock.

special-purpose computer A computer designed to accomplish only one task, for example, the MPC computer in this chapter.

strobe pulse A pulse developed to interrogate gates or to shift data at a time such that racing is avoided.

synchronous system A system in which logic operations and level changes occur in synchronism with a system clock.

two-phase clock The use of two clock waveforms of the same frequency which are 180° out of phase with one another, for example, the 1 and 0 outputs of a flip-flop.

Review Questions

1. Explain why a clock must be perfectly periodic.
2. How can the clock cycle time be found from the clock frequency?
3. Why must flip-flops have a delay time less than one clock cycle time?
4. What factors affect the oscillating frequency of the multivibrator in Fig. 14-2?
5. What is the purpose of the Schmitt trigger in Fig. 14-4?
6. Explain one method for obtaining a two-phase clock.
7. What is the main purpose for developing a strobe pulse?
8. Why is it advantageous to develop the strobe pulse in Fig. 14-9 by turning the transistor on rather than off?
9. Explain the difference between special- and general-purpose computers.
10. What is a computer program?
11. Explain what is meant by *fetch* and *execute* in terms of computer operation.

Problems

- 14-1. Beginning with a symmetrical square wave, show a method for developing a clock consisting of a series of positive pulses. A series of negative pulses.
- 14-2. What is the clock cycle time for a system using a 1-MHz clock? A 250-kHz clock?
- 14-3. What is the maximum delay time for a flip-flop if it is to be used in a system having an 8-MHz clock?
- 14-4. At what frequency will the multivibrator in Fig. 14-2a oscillate if $R = 100$ k Ω , $C = 100$ pF, $V_s = 20$ v dc, and $V_b = 10$ v dc?
- 14-5. What will be the frequency of the multivibrator in Prob. 14-4 if V_b is changed to 20 V dc?

14-6. What value of C is required for the multivibrator in Fig. 14-2a if $V_1 = V_2$, $R = 47 \text{ k}\Omega$, and the desired frequency is 100 kHz?

14-7. What is the oscillating frequency of the Wien-bridge oscillator in Fig. 14-2b if $R = 47 \text{ k}\Omega$, and $C = 100 \text{ pF}$?

14-8. If the crystal oscillator in Fig. 14-3 has a stability of ± 3 parts in 10^7 per day, what are the maximum and minimum frequencies of the oscillator?

14-9. Show the logic necessary to develop clock frequencies of 5 MHz, 2.5 MHz, 1 MHz, and 200 kHz.

14-10. The 5-MHz oscillator in Prob. 14-9 has a stability of ± 1 part in 10^6 per day. What will be the maximum and minimum frequency of the 1-MHz clock?

14-11. What would be the maximum and minimum frequency of the 200-kHz clock in Prob. 14-10?

14-12. Draw the waveforms for a parallel binary counter being driven by a two-phase clock. Show that this will result in a solution to the race problem. Remember that each flip-flop has a finite delay time.

14-13. How could the MPC computer be modified to give a solution to the nearest 1/10 mile per gallon?

14-14. Draw a block diagram showing the four major blocks in a general-purpose computer system.

14-15. How many op-code bits would be required in a machine having 35 instructions?

14-16. How many address bits would be required to handle 1,000 words of memory?

14-17. How many page address bits would be required to form a 16-page memory having 64 words per page?

14-18. Write a machine-language program to solve the problem $Z = 3R/(A + B)$.

Appendix A

States and Resolution for Binary Numbers

Word length in bits n	Max number of combinations 2^n	Resolution of a binary ladder ppm
1	2	500 000.
2	4	250 000.
3	8	125 000.
4	16	62 500.
5	32	31 250.
6	64	15 625.
7	128	7 812.5
8	256	3 906.25
9	512	1 953.13
10	1 024	976.56
11	2 048	488.28
12	4 096	244.14
13	8 192	122.07
14	16 384	61.04
15	32 768	30.52
16	65 536	15.26
17	131 072	7.63
18	262 144	3.81
19	524 288	1.91
20	1 048 576	0.95
21	2 097 152	0.48
22	4 194 304	0.24
23	8 388 608	0.12
24	16 777 216	0.06



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO II: ARQUITECTURA DE PDP-11

DR. ADOLFO GUZMAN A.
JULIO-79

SYSTEM ARCHITECTURE

2.1 UNIBUS

Most computer system components and peripherals connect to and communicate with each other on a single high-speed bus known as the UNIBUS—a key to the PDP-11's many strengths. Addresses, data, and control information are sent along the 56 lines of the bus.




Figure 2-1 PDP-11 System Simplified Block Diagram

The form of communication is the same for every device on the UNIBUS. The processor uses the same set of signals to communicate with memory as with peripheral devices. Peripheral devices also use this set of signals when communicating with the processor, memory or other peripheral devices. Each device, including memory locations, processor registers, and peripheral device registers, is assigned an address on the UNIBUS. Thus, peripheral device registers may be manipulated as flexibly as core memory by the central processor. All the instructions that can be applied to data in core memory can be applied equally well to data in peripheral device registers. This is an especially powerful feature, considering the special capability of PDP-11 instructions to process data in any memory location as though it were an accumulator.

2.1.1 Bidirectional Lines

With bidirectional and asynchronous communications on the UNIBUS, devices can send, receive, and exchange data independently without processor intervention. For example, a cathode ray tube (CRT) display can refresh itself from a disk file while the central processor unit (CPU) attends to other tasks. Because it is asynchronous, the UNIBUS is compatible with devices operating over a wide range of speeds.

2.1.2 Master-Slave Relation

Communication between two devices on the bus is in the form of a master-slave relationship. At any point in time, there is one device that has control of the bus. This controlling device is termed the "bus master." The master device controls the bus when communicating with another device on the bus, termed the "slave." A typical example of this relationship is the processor, as master, fetching an instruction from memory (which is always a slave). Another example is the disk, as

master, transferring data to memory, as slave. Master-slave relationships are dynamic. The processor, for example, may pass bus control to a disk. The disk, as master, could then communicate with a slave memory bank.

Since the UNIBUS is used by the processor and all I/O devices, there is a priority structure to determine which device gets control of the bus. Every device on the UNIBUS which is capable of becoming bus master is assigned a priority. When two devices, which are capable of becoming a bus master, request use of the bus simultaneously, the device with the higher priority will receive control.

2.1.3 Interlocked Communication

Communication on the UNIBUS is interlocked so that for each control signal issued by the master device, there must be a response from the slave in order to complete the transfer. Therefore, communication is independent of the physical bus length (as far as timing is concerned) and the timing of each transfer is dependent only upon the response time of the master and slave devices. The asynchronous operation precludes the need for synchronizing with, and waiting for, clock impulses. Thus, each system is allowed to operate at its maximum possible speed.

Input/output devices transferring directly to or from memory are given highest priority and may request bus mastership and steal bus and memory cycles during instruction operations. The processor resumes operation immediately after the memory transfer. Multiple devices can operate simultaneously at maximum direct memory access (DMA) rates by "stealing" bus cycles.

Full 16-bit words or 8-bit bytes of information can be transferred on the bus between a master and a slave. The information can be instructions, addresses, or data. This type of operation occurs when the processor, as master, is fetching instructions, operands, and data from memory, and storing the results into memory after execution of instructions. Direct data transfers occur between a peripheral device control and memory.

2.2 CENTRAL PROCESSOR

The central processor, connected to the UNIBUS as a subsystem, controls the time allocation of the UNIBUS for peripherals and performs arithmetic and logic operations and instruction decoding. It contains multiple high-speed general-purpose registers which can be used as accumulators, address pointers, index registers, and other specialized functions. The processor can perform data transfers directly between I/O devices and memory without disturbing the processor registers; does both single- and double-operand addressing and handles both 16-bit word and 8-bit byte data.

2.2.1 General Registers

The central processor contains 8 general registers which can be used for a variety of purposes. (The PDP-11/55, 11/45 contains 16 general

registers.) The registers can be used as accumulators, index registers, autoincrement registers, autodecrement registers, or as stack pointers for temporary storage of data. Chapter 3 on Addressing describes these uses of the general registers in more detail. Arithmetic operations can be from one general register to another, from one memory or device register to another, or between memory or a device register and a general register. Refer to Figure 2-2.




Figure 2-2 The General Registers

R7 is used as the machine's program counter (PC) and contains the address of the next instruction to be executed. It is a general register normally used only for addressing purposes and not as an accumulator for arithmetic operations.

The R6 register is normally used as the Stack Pointer indicating the last entry in the appropriate stack (a common temporary storage area with "Last-in First-Out" characteristics).

2.2.2 Instruction Set

The instruction complement uses the flexibility of the general-purpose registers to provide over 400 powerful hard-wired instructions—the most comprehensive and powerful instruction repertoire of any computer in the 16-bit class. Unlike conventional 16-bit computers, which usually have three classes of instructions (memory reference instructions, operate or AC control instructions and I/O instructions) all operations in the PDP-11 are accomplished with one set of instructions. Since peripheral device registers can be manipulated as flexibly as core memory by the central processor, instructions that are used to manipulate data in core memory may be used equally well for data in peripheral device registers. For example, data in an external device register can be tested or modified directly by the CPU, without bringing it into memory or disturbing the general registers. One can add data directly to a peripheral device register, or compare logically or arithmetically. Thus all PDP-11 instructions can be used to create a new dimension in the treatment of computer I/O and the need for a special class of I/O instructions is eliminated.

The basic order code of the PDP-11 uses both single and double operand address instructions for words or bytes. The PDP-11 therefore performs

very efficiently in one step, such operations as adding or subtracting two operands, or moving an operand from one location to another.

PDP-11 Approach

ADD A,B ;add contents of location A to location B, store results at location B

Conventional Approach

LDA A ;load contents of memory location A into AC

ADD B ;add contents of memory location B to AC

STA B ;store result at location B

Addressing

Much of the power of the PDP-11 is derived from its wide range of addressing capabilities. PDP-11 addressing modes include sequential addressing forwards or backwards, addressing indexing, indirect addressing, 16-bit word addressing, 8-bit byte addressing, and stack addressing. Variable length instruction formatting allows a minimum number of bits to be used for each addressing mode. This results in efficient use of program storage space.

2.2.3 Processor Status Word




Figure 2-3 Processor Status Word

The Processor Status word (PS), at location 777776, contains information on the current status of the PDP-11. This information includes the current processor priority; current and previous operational modes; the condition codes describing the results of the last instruction; and an indicator for detecting the execution of an instruction to be trapped during program debugging.

Processor Priority

The Central Processor operates at any one of eight levels of priority, 0-7. When the CPU is operating at level 7 an external device cannot interrupt it with a request for service. The Central Processor must be operating at a lower priority than the external device's request in order for the interruption to take effect. The current priority is maintained in the

processor status word (bits 5-7). The 8 processor levels provide an effective interrupt mask.

Condition Codes

The condition codes contain information on the result of the last CPU operation.

The bits are set as follows:

Z = 1, if the result was zero

N = 1, if the result was negative

C = 1, if the operation resulted in a carry from the MSB

V = 1, if the operation resulted in an arithmetic overflow

Trap

The trap bit (T) can be set or cleared under program control. When set, a processor trap will occur through location 14 on completion of instruction execution and a new Processor Status Word will be loaded. This bit is especially useful for debugging programs as it provides an efficient method of installing breakpoints.

2.2.4 Stacks

In the PDP-11, a stack is a temporary data storage area which allows a program to make efficient use of frequently accessed data. A program can add or delete words or bytes within the stack. The stack uses the "last-in, first-out" concept; that is, various items may be added to a stack in sequential order and retrieved or deleted from the stack in reverse order. On the PDP-11, a stack starts at the highest location reserved for it and expands linearly downward to the lowest address as items are added. The stack is used automatically by program interrupts, subroutine calls, and trap instructions. When the processor is interrupted, the central processor status word and the program counter are saved (pushed) onto the stack area, while the processor services the interrupting device. A new status word is then automatically acquired from an area in core memory which is reserved for interrupt instructions (vector area). A return from the interrupt instruction restores the original processor status and returns to the interrupted program without software intervention.

2.3 MEMORY

Memory Organization

A memory can be viewed as a series of locations, with a number (address) assigned to each location. Thus an 8,192-word PDP-11 memory could be shown as in Figure 2-4.




Figure 2-4 Memory Addresses

Because PDP-11 memories are designed to accommodate both 16-bit words and 8-bit bytes, the total number of addresses does not correspond to the number of words. An 8K-word memory can contain 16K bytes and consist of 037777 octal locations. Words always start at even-numbered locations.

A PDP-11 word is divided into a high byte and a low byte as shown in Figure 2-5.




Figure 2-5 High & Low Byte

Low bytes are stored at even-numbered memory locations and high bytes at odd-numbered memory locations. Thus it is convenient to view the PDP-11 memory as shown in Figure 2-6.




Figure 2-6 Word and Byte Addresses

Certain memory locations have been reserved by the system for interrupt and trap handling, processor stacks, general registers, and peripheral device registers. Addresses from 0 to 370, are always reserved and those to 777, are reserved on large system configurations for traps and interrupt handling.

A 16-bit word used for byte addressing can address a maximum of 32K words. However, the top 4,096 word locations are reserved for peripheral and register addresses and the user therefore has 28K of core to program. With the PDP-11/55 and 11/45, the user can expand above 28K with the Memory Management. This device provides an 18-bit effective memory address which permits addressing up to 124K words of actual memory.

If the Memory Management option is not used, an octal address between 160 000 and 177 777 is interpreted as 760 000 to 777 777. That is, if bit 15, 14 and 13 are 1's, then bits 17 and 16 (the extended address bits) are considered to be 1's, which relocates the last 4K words (8K bytes) to become the highest locations accessed by the UNIBUS.

2.4 AUTOMATIC PRIORITY INTERRUPTS

The multi-level automatic priority interrupt system permits the processor to respond automatically to conditions outside the system. Any number of separate devices can be attached to each level.




Figure 2-7 UNIBUS Priority

Each peripheral device in the PDP-11 system has a pointer to its own pair of memory words (one points to the device's service routine, and the other contains the new processor status information). This unique identification eliminates the need for polling of devices to identify an interrupt, since the interrupt service hardware selects and begins executing the appropriate service routine after having automatically saved the status of the interrupted program segment.

The devices' interrupt priority and service routine priority are independent. This allows adjustment of system behavior in response to real-time conditions, by dynamically changing the priority level of the service routine.

The interrupt system allows the processor to continually compare its own programmable priority with the priority of any interrupting devices and to acknowledge the device with the highest level above the processor's priority level. The servicing of an interrupt for a device can be interrupted in order to service an interrupt of a higher priority. Service to the lower priority device is resumed automatically upon completion of the higher level servicing. Such a process, called nested interrupt servicing, can be carried out to any level without requiring the software to save and restore processor status at each level.

When a device (other than the central processor) is capable of becoming bus master and requests use of the bus, it is generally for one of two purposes:

1. To make a non-processor transfer of data directly to or from memory

2. To interrupt a program execution and force the processor to go to a specific address where an interrupt service routine is located.

CT

Direct Memory Access

All PDP-11's provide for direct access to memory. Any number of DMA devices may be attached to the UNIBUS. Maximum priority is given to DMA devices, thus allowing memory data storage or retrieval at memory cycle speeds. Response time is minimized by the organization and logic of the UNIBUS, which samples requests and priorities in parallel with data transfers.

Direct memory or direct data transfers can be accomplished between any two peripherals without processor supervision. These non-processor request transfers, called NPR level data transfers, are usually made for Direct Memory Access (memory to/from mass storage) or direct device transfers (disk refreshing a CRT display).

Bus Requests

Bus requests from external devices can be made on one of five request lines. Highest priority is assigned to non-processor request (NPR). These are direct memory access type transfers, and are honored by the processor between bus cycles of an instruction execution.

The processor's priority can be set under program control to one of eight levels using bits 7, 6, and 5 in the processor status register. These bits set a priority level that inhibits granting of bus requests on lower levels or on the same level. When the processor's priority is set to a level, for example PS6, all bus requests on BR6 and below are ignored.

When more than one device is connected to the same bus request (BR) line, a device nearer the central processor has a higher priority than a device farther away. Any number of devices can be connected to a given BR or NPR line.

Thus the priority system is two-dimensional and provides each device with a unique priority. Each device may be dynamically, selectively enabled or disabled under program control.

Once a device other than the processor has control of the bus, it may do one of two types of operations: data transfers or interrupt operations.

NPR Data Transfers

NPR data transfers can be made between any two peripheral devices without the supervision of the processor. Normally, NPR transfers are between a mass storage device, such as a disk, and core memory. The structure of the bus also permits device-to-device transfers, allowing customer-designed peripheral controllers to access other devices, such as disks, directly.

An NPR device has very fast access to the bus and can transfer at high data rates once it has control. The processor state is not affected by the transfer; therefore the processor can relinquish control while an instruction is in progress. This can occur at the end of any bus cycles

except in between a read-modify-write sequence. An NPR device in control of the bus may transfer 16-bit words from memory at memory speed.

BR Transfers

Devices that gain bus control with one of the Bus Request lines (BR 7-BR4) can take full advantage of the Central Processor by requesting an interrupt. In this way, the entire instruction set is available for manipulating data and status registers.

When a service routine is to be run, the current task being performed by the central processor is interrupted, and the device service routine is initiated. Once the request has been satisfied, the Processor returns to its former task.

Interrupt Procedure

Interrupt handling is automatic in the PDP-11. No device polling is required to determine which service routine to execute. The operations required to service an interrupt are as follows:

1. Processor relinquishes control of the bus, priorities permitting.
2. When a master gains control, it sends the processor an interrupt command and a unique memory address which contains the address of the device's service routine, called the interrupt vector address. Immediately following this pointer address is a word (located at vector address +2) which is to be used as a new Processor Status Word.
3. The processor stores the current Processor Status (PS) and the current Program Counter (PC) into CPU temporary registers.
4. The new PC and PS (interrupt vector) are taken from the specified address. The old PS and PC are then pushed onto the current stack. The service routine is then initiated.
5. The device service routine can cause the processor to resume the interrupted process by executing the Return from Interrupt instruction, described in Chapter 4, which pops the two top words from the current processor stack and uses them to load the PC and PS registers.

A device routine can be interrupted by a higher priority bus request any time after the new PC and PS have been loaded. If such an interrupt occurs, the PC and PS of the service routine are automatically stored in the temporary registers and then pushed onto the new current stack, and the new device routine is initiated.

Interrupt Servicing

Every hardware device capable of interrupting the processor has a unique set of locations (2 words) reserved for its interrupt vector. The first word contains the location of the device's service routine, and the second, the Processor Status Word that is to be used by the service routine. Through

proper use of the PS, the programmer can switch the operational mode of the processor, and modify the Processor's Priority level to mask out lower level interrupts.

Reentrant Code

Both the interrupt handling hardware and the subroutine call hardware facilitate writing reentrant code for the PDP-11. This type of code allows a single copy of a given subroutine or program to be shared by more than one process or task. This reduces the amount of core needed for multi-task applications such as the concurrent servicing of many peripheral devices.

Power Fail and Restart

Whenever AC power drops below 95 volts for 110v power (190 volts for 220v) or outside a limit of 47 to 63 Hz, as measured by DC power, the power fail sequence is initiated. The Central Processor automatically traps to location 24 and the power fail program has 2 msec. to save all volatile information (data in registers), and to condition peripherals for power fail.

When power is restored the processor traps to location 24 and executes the power up routine to restore the machine to its state prior to power failure.

PDP-11/34 MEMORY MANAGEMENT

B.1 GENERAL

B.1.1 Memory Management

This chapter describes the Memory Management unit of the 11/34 Central Processor. The PDP-11/34 provides the hardware facilities necessary for complete memory management and protection. It is designed to be a memory management facility for systems where the memory size is greater than 28K words and for multi-user, multi-programming systems where protection and relocation facilities are necessary.

B.1.2 Programming

The Memory Management hardware has been optimized towards a multi-programming environment and the processor can operate in two modes, Kernel and User. When in Kernel mode, the program has complete control and can execute all instructions. Monitors and supervisory programs would be executed in this mode.

When in User Mode, the program is prevented from executing certain instructions that could:

- a) cause the modification of the Kernel program.
- b) halt the computer.
- c) use memory space assigned to the Kernel or other users.

In a multi-programming environment several user programs would be resident in memory at any given time. The task of the supervisory program would be: control the execution of the various user programs, manage the allocation of memory and peripheral device resources, and safeguard the integrity of the system as a whole by careful control of each user program.

In a multi-programming system, the Management Unit provides the means for assigning pages (relocatable memory segment(s)) to a user program and preventing that user from making any unauthorized access to those pages outside his assigned area. Thus, a user can effectively be prevented from accidental or willful destruction of any other user program or the system executive program.

Hardware implemented features enable the operating system to dynamically allocate memory upon demand while a program is being run. These features are particularly useful when running higher-level language programs, where, for example, arrays are constructed at execution time. No fixed space is reserved for them by the compiler. Lacking dynamic memory allocation capability, the program would have to calculate and allow sufficient memory space to accommodate the worst case. Memory Management eliminates this time-consuming and wasteful procedure.

8.1.3 Basic Addressing

The addresses generated by all PDP-11 Family Central Processor Units (CPUs) are 18-bit direct byte addresses. Although the PDP-11 Family word length is 16 bits, the UNIBUS and CPU addressing logic actually is 18 bits. Thus, while the PDP-11 word can only contain address references up to 32K words (64K bytes) the CPU and UNIBUS can reference addresses up to 128K words (256K bytes). These extra two bits of addressing logic provide the basic framework for expanding memory references.

In addition to the word length constraint on basic memory addressing space, the uppermost 4K words of address space is always reserved for UNIBUS I/O device registers. In a basic PDP-11 memory configuration (without Management) all address references to the uppermost 4K words of 16-bit address space (160000-177777) are converted to full 18-bit references with bits 17 and 16 always set to 1. Thus, a 16-bit reference to the I/O device register at address 173224 is automatically internally converted to a full 18-bit reference to the register at address 773224. Accordingly, the basic PDP-11 configuration can directly address up to 28K words of true memory, and 4K words of UNIBUS I/O device registers.

8.1.4 Active Page Registers

The Memory Management Unit uses two sets of eight 32-bit Active Page Registers. An APR is actually a pair of 16-bit registers: a Page Address Register (PAR) and a Page Descriptor Register (PDR). These registers are always used as a pair and contain all the information needed to describe and relocate the currently active memory pages.

One set of APR's is used in Kernel mode, and the other in User mode. The choice of which set to be used is determined by the current CPU mode contained in the Processor Status word.




Figure 8-1 Active Page Registers

8.1.5 Capabilities Provided by Memory Management

- Memory Size (words): 124K, max (plus 4K for I/O & registers)
- Address Space: Virtual (16 bits)
Physical (18 bits)
- Modes of Operation: Kernel & User
- Stack Pointers: 2 (one for each mode)
- Memory Relocation:
 - Number of Pages: 16 (8 for each mode)
 - Page Length: 32 to 4,096 words
- Memory Protection: no access
read only
read/write

8.2 RELOCATION

8.2.1 Virtual Addressing

When the Memory Management Unit is operating, the normal 16-bit direct byte address is no longer interpreted as a direct Physical Address (PA) but as a Virtual Address (VA) containing information to be used in constructing a new 18-bit physical address. The information contained in the Virtual Address (VA) is combined with relocation and description information contained in the Active Page Register (APR) to yield an 18-bit Physical Address (PA).

Because addresses are automatically relocated, the computer may be considered to be operating in virtual address space. This means that no matter where a program is loaded into physical memory, it will not have

to be "re-linked"; it always appears to be at the same virtual location in memory.

The virtual address space is divided into eight 4K-word pages. Each page is relocated separately. This is a useful feature in multi-programmed timesharing systems. It permits a new large program to be loaded into discontinuous blocks of physical memory.

A page may be as small as 32 words, so that short procedures or data areas need occupy only as much memory as required. This is a useful feature in real-time control systems that contain many separate small tasks. It is also a useful feature for stack and buffer control.

A basic function is to perform memory relocation and provide extended memory addressing capability for systems with more than 28K of physical memory. Two sets of page address registers are used to relocate virtual addresses to physical addresses in memory. These sets are used as hardware relocation registers that permit several user's programs, each starting at virtual address 0, to reside simultaneously in physical memory.

8.2.2 Program Relocation

The page address registers are used to determine the starting address of each relocated program in physical memory. Figure 8-2 shows a simplified example of the relocation concept.

Program A starting address 0 is relocated by a constant to provide physical address 6400.




Figure 8-2 Simplified Memory Relocation Concept

If the next processor virtual address is 2, the relocation constant will then cause physical address 6402, which is the second item of Program A, to be accessed. When Program B is running, the relocation constant is changed to 100000. Then, Program B virtual addresses starting at 0, are relocated to access physical addresses starting at 100000. Using the active page address registers to provide relocation eliminates the need to "re-link" a program each time it is loaded into a different physical memory location. The program always appears to start at the same address.

A program is relocated in pages consisting of from 1 to 128 blocks. Each block is 32 words in length. Thus, the maximum length of a page is 4096 (128 x 32) words. Using all of the eight available active page registers in a set, a maximum program length of 32,768 words can be accommodated. Each of the eight pages can be relocated anywhere in the physical memory, as long as each relocated page begins on a boundary that is a multiple of 32 words. However, for pages that are smaller than 4K words, only the memory actually allocated to the page may be accessed.

The relocation example shown in Figure 8-3 illustrates several points about memory relocation.

- Although the program appears to be in contiguous address space to the processor, the 32K-word physical address space is actually scattered through several separate areas of physical memory. As long as the total available physical memory space is adequate, a program can be loaded. The physical memory space need not be contiguous.
- Pages may be relocated to higher or lower physical addresses, with respect to their virtual address ranges. In the example Figure 8-3, page 1 is relocated to a higher range of physical addresses, page 4 is relocated to a lower range, and page 3 is not relocated at all (even though its relocation constant is non-zero).
- All of the pages shown in the example start on 32-word boundaries.
- Each page is relocated independently. There is no reason why two or more pages could not be relocated to the same physical memory space. Using more than one page address register in the set to access the same space would be one way of providing different memory access rights to the same data, depending upon which part of a program was referencing that data.

Memory Units

Block:	32 words
Page:	1 to 128 blocks (32 to 4,096 words)
No. of pages:	8 per mode
Size of relocatable memory:	27,768 words, max (8 x 4,096)




Figure 8-3 Relocation of a 32K Word Program into 124K Word Physical Memory

8.3 PROTECTION

A timesharing system performs multiprogramming; it allows several programs to reside in memory simultaneously, and to operate sequentially. Access to these programs, and the memory space they occupy, must be strictly defined and controlled. Several types of memory protection must be afforded a timesharing system. For example:

- User programs must not be allowed to expand beyond allocated space, unless authorized by the system.
- Users must be prevented from modifying common subroutines and algorithms that are resident for all users.
- Users must be prevented from gaining control of or modifying the operating system software.

The Memory Management option provides the hardware facilities to implement all of the above types of memory protection.

8.3.1 Inaccessible Memory

Each page has a 2-bit access control key associated with it. The key is assigned under program control. When the key is set to 0, the page is defined as non-resident. Any attempt by a user program to access a non-resident page is prevented by an immediate abort. Using this feature to provide memory protection, only those pages associated with the current program are set to legal access keys. The access control keys of all other program pages are set to 0, which prevents illegal memory references.

8.3.2 Read-Only Memory

The access control key for a page can be set to 2, which allows read (fetch) memory references to the page, but immediately aborts any attempt to write into that page. This read-only type of memory protection

can be afforded to pages that contain common data, subroutines, or shared algorithms. This type of memory protection allows the access rights to a given information module to be user-dependent. That is, the access right to a given information module may be varied for different users by altering the access control key.

A page address register in each of the sets (Kernel and User modes) may be set up to reference the same physical page in memory and each may be keyed for different access rights. For example, the User access control key might be 2 (read-only access), and the Kernel access control key might be 6 (allowing complete read/write access).

8.3.3 Multiple Address Space

There are two complete separate PAR/PDR sets provided: one set for Kernel mode and one set for User mode. This affords the timesharing system with another type of memory protection capability. The mode of operation is specified by the Processor Status Word Current mode field, or previous mode field, as determined by the current instruction.

Assuming the current mode PS bits are valid, the active page register sets are enabled as follows:

PS(bits 15, 14)	PAR/PDR Set Enabled
00	Kernel mode
01	} illegal (all references aborted on access)
10	
11	User mode

Thus, a User mode program is relocated by its own PAR/PDR set, as are Kernel programs. This makes it impossible for a program running in one mode to accidentally reference space allocated to another mode when the active page registers are set correctly. For example, a user cannot transfer to Kernel space. The Kernel mode address space may be reserved for resident system monitor functions, such as the basic Input/Output Control routines, memory management trap handlers, and timesharing scheduling modules. By dividing the types of timesharing system programs functionally between the Kernel and User modes, a minimum amount of space control housekeeping is required as the timeshared operating system sequences from one user program to the next. For example, only the User PAR/PDR set needs to be updated as each new user program is serviced. The two PAR/PDR sets implemented in the Memory Management Unit are shown in Figure 8-1.

8.4 ACTIVE PAGE REGISTERS

The Memory Management Unit provides two sets of eight Active Page Registers (APR). Each APR consists of a Page Address Register (PAR) and a Page Descriptor Register (PDR). These registers are always used as a pair and contain all the information required to locate and describe the current active pages for each mode of operation. One PAR/PDR set is used in Kernel mode and the other is used in User mode. The current mode bits (or in some cases, the previous mode bits) of the Processor Status Word determine which set will be referenced for each memory access. A program operating in one mode cannot use the PAR/PDR sets of the other mode to access memory. Thus, the two sets are

a key feature in providing a fully protected environment for a time-shared multi-programming system.

A specific processor I/O address is assigned to each PAR and PDR of each set. Table 7-1 is a complete list of address assignment.

NOTE

UNIBUS devices cannot access PARs or PDRs

In a fully-protected multi-programming environment, the implication is that only a program operating in the Kernel mode would be allowed to write into the PAR and PDR locations for the purpose of mapping user's programs. However, there are no restraints imposed by the logic that will prevent User mode programs from writing into these registers. The option of implementing such a feature in the operating system, and thus explicitly protecting these locations from user's programs, is available to the system software designer.

Table 8-1 PAR/PDR Address Assignments

Kernel Active Page Registers			User Active Page Registers		
No.	PAR	PDR	No.	PAR	PDR
0	772340	772300	0	777640	777600
1	772342	772302	1	777642	777602
2	772344	772304	2	777644	777604
3	772346	772306	3	777646	777606
4	772350	772310	4	777650	777610
5	772352	772312	5	777652	777612
6	772354	772314	6	777654	777614
7	772356	772316	7	777656	777616

8.4.1 Page Address Registers (PAR)

The Page Address Register (PAR), shown in Figure 8-4, contains the 12-bit Page Address Field (PAF) that specifies the base address of the page.




Figure 8-4 Page Address Register

Bits 15-12 are unused and reserved for possible future use.

The Page Address Register may be alternatively thought of as a relocation constant, or as a base register containing a base address. Either interpretation indicates the basic function of the Page Address Register (PAR) in the relocation scheme.

8.4.2 Page Descriptor Registers (PDR)

The Page Descriptor Register (PDR), shown in Figure 8-5, contains information relative to page expansion, page length, and access control.



Figure 8-5 Page Descriptor Register

Access Control Field (ACF)

This 2-bit field, bits 2 and 1, of the PDR describes the access rights to this particular page. The access codes or "keys" specify the manner in which a page may be accessed and whether or not a given access should result in an abort of the current operation. A memory reference that causes an abort is not completed and is terminated immediately.

Aborts are caused by attempts to access non-resident pages, page length errors, or access violations, such as attempting to write into a read-only page. Traps are used as an aid in gathering memory management information.

In the context of access control, the term "write" is used to indicate the action of any instruction which modifies the contents of any addressable word. A "write" is synonymous with what is usually called a "store" or "modify" in many computer systems. Table 8-2 lists the ACF keys and their functions. The ACF is written into the PDR under program control.


Table 8-2 Access Control Field Keys

ACF	Key	Description	Function
00	0	Non-resident	Abort any attempt to access this non-resident page
01	2	Resident read-only	Abort any attempt to write into this page.
10	4	(unused)	Abort all Accesses.
11	6	Resident read/write	Read or Write allowed. No trap or abort occurs.

Expansion Direction (ED)

The ED bit located in PDR bit position 9 indicates the authorized direction in which the page can expand. A logic 0 in this bit (ED = 0) indicates the page can expand upward from relative zero. A logic 1 in this bit (ED = 1) indicates the page can expand downward toward relative zero. The ED bit is written into the PDR under program control. When the expansion direction is upward (ED = 0), the page length is increased by adding blocks with higher relative addresses. Upward expansion is usually specified for program or data pages to add more program or table space. An example of page expansion upward is shown in Figure 8-6.

When the expansion direction is downward (ED = 1), the page length is increased by adding blocks with lower relative addresses. Downward expansion is specified for stack pages so that more stack space can be added. An example of page expansion downward is shown in Figure 8-7.



NOTE:

To specify a block length of 42 for an upward expandable page, write highest authorized block no. directly into high byte of PDR. Bit 15 is not used because the highest allowable block number is 177.




Figure 8-6 Example of an Upward Expandable Page

Written Into (W)

The W bit located in PDR bit position 6 indicates whether the page has been written into since it was loaded into memory. W = 1 is affirmative. The W bit is automatically cleared when the PAR or PDR of that page is written into. It can only be set by the control logic.

In disk swapping and memory overlay applications, the W bit (bit 6) can be used to determine which pages in memory have been modified by a user. Those that have been written into must be saved in their current form. Those that have not been written into (W = 0), need not be saved and can be overlaid with new pages, if necessary.

Page Length Field (PLF)

The 7-bit PLF located in PDR (bits 14:8) specifies the authorized length of the page, in 32-word blocks. The PLF holds block numbers from 0 to 177; thus allowing any page length from 1 to 128 blocks. The PLF is written in the PDR under program control.

PLF for an Upward Expandable Page

When the page expands upward, the PLF must be set to one less than the intended number of blocks authorized for that page. For example, if 52 (42 blocks) are authorized, the PLF is set to 51 (41 blocks) (Figure 8-5). The hardware compares the virtual address block number, VA (bits 12:6) with the PLF to determine if the virtual address is within the authorized page length.

When the virtual address block number is less than or equal to the PLF, the virtual address is within the authorized page length. If the virtual address is greater than the PLF, a page length fault (address too high) is detected by the hardware and an abort occurs. In this case, the virtual address space legal to the program is non-contiguous because the three most significant bits of the virtual address are used to select the PAR/PDR set.


PLF for a Downward Expandable Page

The capability of providing downward expansion for a page is intended specifically for those pages that are to be used as stacks. In the PDP-11, a stack starts at the highest location reserved for it and expands downward toward the lowest address as items are added to the stack.

When the page is to be downward expandable, the PLF must be set to authorize a page length, in blocks, that starts at the highest address of the page. That is always Block 177. Refer to Figure 8-7, which shows an example of a downward expandable page. A page length of 42 blocks is arbitrarily chosen so that the example can be compared with the upward expandable example shown in Figure 8-6.

NOTE

The same PAF is used in both examples. This is done to emphasize that the PAF, as the base address, always determines the lowest address of the page, whether it is upward or downward expandable.



To specify page length for a downward expandable page, write complement of blocks required into high byte of PDR.

In this example, a 42-block page is required. PLF is derived as follows:

$$42_{10} = 52_{16}; \text{two's complement} = 126_{16}$$




Figure 8-7 Example of a Downward Expandable Page

The calculations for complementing the number of blocks required to obtain the PLF is as follows:

MAXIMUM BLOCK NO.	MINUS	REQUIRED LENGTH	EQUALS	PLF
177 ₁₆	-	52 ₁₆	=	125 ₁₆
127 ₁₆	-	42 ₁₆	=	85 ₁₆

8.5 VIRTUAL & PHYSICAL ADDRESSES

The Memory Management Unit is located between the Central Processor Unit and the UNIBUS address lines. When Memory Management is enabled, the Processor ceases to supply address information to the Unibus. Instead, addresses are sent to the Memory Management Unit where they are relocated by various constants computed within the Memory Management Unit.

8.5.1 Construction of a Physical Address

The basic information needed for the construction of a Physical Address (PA) comes from the Virtual Address (VA), which is illustrated in Figure 8-8, and the appropriate APR set.



Figure 8-8 Interpretation of a Virtual Address

The Virtual Address (VA) consists of:

1. The Active Page Field (APF). This 3-bit field determines which of eight Active Page Registers (APR0-APR7) will be used to form the Physical Address (PA).
2. The Displacement Field (DF). This 13-bit field contains an address relative to the beginning of a page. This permits page lengths up to 4K words ($2^{13} = 8K$ bytes). The DF is further subdivided into two fields as shown in Figure 8-9.




Figure 8-9 Displacement Field of Virtual Address

The Displacement Field (DF) consists of:

1. The Block Number (BN). This 7-bit field is interpreted as the block number within the current page.
2. The Displacement in Block (DIB). This 6-bit field contains the displacement within the block referred to by the Block Number.

The remainder of the information needed to construct the Physical Address comes from the 12-bit Page Address Field (PAF) (part of the Active Page Register) and specifies the starting address of the memory which that APR describes. The PAF is actually a block number in the physical memory, e.g. PAF = 3 indicates a starting address of 96, ($3 \times 32 = 96$) words in physical memory.

The formation of the Physical Address is illustrated in Figure 8-10.




Figure 8-10 Construction of a Physical Address

The logical sequence involved in constructing a Physical Address is as follows:

1. Select a set of Active Page Registers depending on current mode.
2. The Active Page Field of the Virtual Address is used to select an Active Page Register (APRO-APR7).
3. The Page Address Field of the selected Active Page Register contains the starting address of the currently active page as a block number in physical memory.
4. The Block Number from the Virtual Address is added to the block number from the Page Address Field to yield the number of the block in physical memory which will contain the Physical Address being constructed.
5. The Displacement in Block from the Displacement Field of the Virtual Address is joined to the Physical Block Number to yield a true 18-bit Physical Address.

8.5.2 Determining the Program Physical Address

A 16-bit virtual address can specify up to 32K words, in the range from 0 to 177776, (word boundaries are even octal numbers). The three most significant virtual address bits designate the PAR/PDR set to be referenced during page address relocation. Table 8-3 lists the virtual address ranges that specify each of the PAR/PDR sets.

Table 8-3 Relating Virtual Address to PAR/PDR Set

Virtual Address Range	PAR/PDR Set
000000-17776	0
020000-37776	1
040000-57776	2
060000-77776	3
100000-117776	4
120000-137776	5
140000-157776	6
160000-177776	7

NOTE

Any use of page lengths less than 4K words causes holes to be left in the virtual address space.

8.6 STATUS REGISTERS

Aborts generated by the protection hardware are vectored through Kernel virtual location 250. Status Registers #0 and #2 are used to determine why the abort occurred. Note that an abort to a location which is itself an invalid address will cause another abort. Thus the Kernel program must insure that Kernel Virtual Address 250 is mapped into a valid address, otherwise a loop will occur which will require console intervention.

8.6.1 Status Register 0 (SR0)

SR0 contains abort error flags, memory management enable, plus other essential information required by an operating system to recover from an abort or service a memory management trap. The SR0 format is shown in Figure 8-11. Its address is 777 572.




Figure 8-11 Format of Status Register #0 (SR0)

Bits 15-13 are the abort flags. They may be considered to be in a "priority queue" in that "flags to the right" are less significant and should be ignored. For example, a "non-resident" abort service routine would ignore page length and access control flags. A "page length" abort service routine would ignore an access control fault.

NOTE

Bit 15, 14, or 13, when set (abort conditions) cause the logic to freeze the contents of SR0 bits 1 to 6 and status register SR2. This is done to facilitate recovery from the abort.

Protection is enabled when an address is being relocated. This implies that either SR0, bit 0 is equal to 1 (Memory Management enabled) or that SR0, bit 8, is equal to 1 and the memory reference is the final one of a destination calculation (maintenance/destination mode).

Note that SR0 bits 0 and 8 can be set under program control to provide meaningful memory management control information. However, information written into all other bits is not meaningful. Only that information which is automatically written into these remaining bits as a result of hardware actions is useful as a monitor of the status of the memory management unit. Setting bits 15-13 under program control will not cause traps to occur. These bits, however, must be reset to 0 after an abort or trap has occurred in order to resume monitoring memory management.

Abort-Nonresident

Bit 15 is the "Abort-Nonresident" bit. It is set by attempting to access a page with an access control field (ACF) key equal to 0 or 4 or by enabling relocation with an illegal mode in the PS.

Abort—Page Length

Bit 14 is the "Abort-Page Length" bit. It is set by attempting to access a location in a page with a block number (virtual address bits 12-6) that is outside the area authorized by the Page Length Field (PFL) of the PDR for that page.

Abort-Read Only

Bit 13 is the "Abort-Read Only" bit. It is set by attempting to write in a "Read-Only" page having an access key of 2.

NOTE

There are no restrictions that any abort bits could not be set simultaneously by the same access attempt.

Maintenance/Destination Mode

Bit 8 specifies maintenance use of the Memory Management Unit. It is used for diagnostic purposes. For the instructions used in the initial diagnostic program, bit 8 is set so that only the final destination reference is relocated. It is useful to prove the capability of relocating addresses.

Mode of Operation

Bits 5 and 6 indicate the CPU mode (User or Kernel) associated with the page causing the abort. (Kernel = 00, User = 11).

Page Number

Bits 3-1 contain the page number of reference. Pages, like blocks, are numbered from 0 upwards. The page number bit is used by the error recovery routine to identify the page being accessed if an abort occurs.

Enable Relocation and Protection

Bit 0 is the "Enable" bit. When it is set to 1, all addresses are relocated

and protected by the memory management unit. When bit 0 is set to 0, the memory management unit is disabled and addresses are neither relocated nor protected.

8.6.2 Status Register 2 (SR2)

SR2 is loaded with the 16-bit Virtual Address (VA) at the beginning of each instruction fetch but is not updated if the instruction fetch fails. SR2 is read only; a write attempt will not modify its contents. SR2 is the Virtual Address Program Counter. Upon an abort, the result of SR0 bits 15, 14, or 13 being set, will freeze SR2 until the SR0 abort flags are cleared. The address of SR2 is 777 576.




Figure 8-12 Format of Status Register 2 (SR2)

8.7 INSTRUCTIONS

Memory Management provides the ability to communicate between two spaces, as determined by the current and previous modes of the Processor Status word (PS).


Mnemonic	Instruction	Op Code
MFPI	move from previous instruction space	006555
MTPi	move to previous instruction space	0066DD
MFPD	move from previous data space	106555
MTPD	move to previous data space	1066DD

These instructions are directly compatible with the larger 11 computers.

The PDP-11/45 Memory Management unit, the KT11-C, implements a separate instruction and data address space. In the PDP-11/34, there is no differentiation between instruction or data space. The 2 instructions MFPO and MTPD (Move to and from previous data space) execute identically to MFPI and MTPi.

MFPD
MFPI

move from previous data space 10655S
 move from previous instruction space 00655S




- Operation:** (temp) ← (src)
 ↓ (SP) ← (temp)
- Condition Codes:** N: set if the source < 0; otherwise cleared
 Z: set if the source = 0; otherwise cleared
 V: cleared
 C: unaffected
- Description:** This instruction pushes a word onto the current stack from an address in previous space, Processor Status (bits 13, 12). The source address is computed using the current registers and memory map.
- Example:** MFPI @ (R2) R2 = 1000
 1000 = 37526

The execution of this instruction causes the contents of (relative) 37526 of the previous address space to be pushed onto the current stack as determined by the PS (bits 15, 14).

MTPD
MTPI

move to previous data space 10660D
 move to previous instruction space 00660D



- Operation:** (temp) ← (SP)↑
 (dst) ← (temp)
- Condition Codes:** N: set if the source < 0; otherwise cleared
 Z: set if the source = 0; otherwise cleared
 V: cleared
 C: unaffected
- Description:** This instruction pops a word off the current stack determined by PS (bits 15, 14) and stores that word into an address in previous space PS (bits 13, 12). The destination address is computed using the current registers and memory map. An example is as follows:
- Example:** MTPI @ (R2) R2 = 1000
 1000 = 37526

The execution of this instruction causes the top word of the current stack to get stored into the (relative) 37526 of the previous address space.

MTPI AND MFPI, MODE 0, REGISTER 6 ARE UNIQUE IN THAT THESE INSTRUCTIONS ENABLE COMMUNICATIONS TO AND FROM THE PREVIOUS USER STACK.

; MFPI, MODE 0, NOT REGISTER 6

```

MOV #KM+PUM, PSW ; KMODE, PREV USER
MOV #-1, -2(6) ; MOVE -1 on kernel stack -2
CLR %0
INC @#SRO ; ENABLE MEM MGT
MFPI %0 ; -(KSP)-R0 CONTENTS

```

The -1 in the kernel stack is now replaced by the contents of R0 which is 0.

; MFPI, MODE 0, REGISTER 6

```

MOV #UM+PUM, PSW
CLR %6 ; SET R16=0
MOV #KM+PUM, PSW ; K MODE, PREV USER
MOV #-1, -2(6)
INC @#SRO ; ENABLE MEM MGT
MFPI %6 ; -(KSP)+R16 CONTENTS

```

The -1 in the kernel stack is now replaced by the contents of R16 (user stack pointer which is 0).

To obtain info from the user stack if the status is set to kernel mode, prev user, two steps are needed.

```

MFPI %6 ; get contents of R16=user pointer
MFPI @#(6)+ ; get user pointer from kernel stack
; use address obtained to get data
; from user mode using the prev
; mode

```

The desired data from the user stack is now in the kernel stack and has replaced the user stack address.

; MTPI, MODE 0 , NOT REGISTER 6

```

MOV #KM+PUM, PSW ; KERNEL MODE, PREV USES
MOV #TAGX, (6) ; PUT NEW PC ON STACK
INC @#SRO ; ENABLE KT
MTPI %7 ; %7-(6)+
HLT ; ERROR
TAGX: CLR @#SRO ; DISABLE MEM MGT

```

The new PC is popped off the current stack and since this is mode 0 and not register 6 the destination is register 7.

; MTPI, MODE 0, REGISTER 6

```

MOV #UM+PUM, PSW ; user mode, Prev User
CLR %6 ; set user SP=0 (R16)
MOV #KM+PUM, PSW ; Kernel mode, prev user
MOV #-1, -(6) ; MOVE -1 into K stack (R6)
INC @#SRO ; Enable MEM MGT
MTPI %6 ; %16+(6)+

```

The 0 in R16 is now replaced with -1 from the contents of the kernel stack.

To place info on the user stack if the status is set to kernel mode, prev user mode, 3 separate steps are needed.

```

MFPI %6 ; Get content of R16=user pointer
MOV #DATA, -(6) ; put data on current stack
MTPI @#(6)+ ; @#(6)+ [final address relocated]-
(R6)+

```

The data desired is obtained from the kernel stack then the destination address is obtained from the kernel stack and relocated through the previous mode.

Mode Description

In Kernel mode the operating program has unrestricted use of the machine. The program can map users' programs anywhere in core and thus explicitly protect key areas (including the device registers and the Processor Status word) from the User operating environment.

In User mode a program is inhibited from executing a HALT instruction and the processor will trap through location 10 if an attempt is made to execute this instruction. A RESET instruction results in execution of a NOP (no-operation) instruction.

There are two stacks called the Kernel Stack and the User Stack, used by the central processor when operating in either the Kernel or User mode, respectively.

Stack Limit violations are disabled in User mode. Stack protection is provided by memory protect features.

Interrupt Conditions

The Memory Management Unit relocates all addresses. Thus, when Management is enabled, all trap, abort, and interrupt vectors are considered to be in Kernel mode Virtual Address Space. When a vectored transfer occurs, control is transferred according to a new Program Counter (PC) and Processor Status Word (PS) contained in a two-word vector relocated through the Kernel Active Page Register Set.

When a trap, abort, or interrupt occurs the "push" of the old PC, old PS is to the User/Kernel R6 stack specified by CPU mode bits 15, 14 of the new PS in the vector (00 = Kernel, 11 = User). The CPU mode bits also determine the new APR set. In this manner it is possible for a Kernel mode program to have complete control over service assignments for all interrupt conditions, since the interrupt vector is located in Kernel space. The Kernel program may assign the service of some of these conditions to a User mode program by simply setting the CPU mode bits of the new PS in the vector to return control to the appropriate mode.

User Processor Status (PS) operates as follows:

PS Bits	User RTI, RTT	User Traps, Interrupts	Explicit PS Access
Cond. Codes (3-0)	loaded from stack	loaded from vector	*
Trap (4)	loaded from stack	loaded from vector	cannot be changed
Priority (7-5)	cannot be changed	loaded from vector	*
Previous (13-12)	cannot be changed	copied from PS (15, 14)	*
Current (15-14)	cannot be changed	loaded from vector	*

* Explicit operations can be made if the Processor Status is mapped in User space.

G. A. KORN.

INTERRUPT SYSTEMS

5-9. Simple Interrupt-system Operations. In an interrupt system, a device-flag level (INTERRUPT REQUEST) interrupts the computer program on completion of the current instruction. Processor hardware then causes a subroutine jump (Sec. 4-12):

1. Contents of the incremented program counter and of other selected processor registers (if any) are automatically saved in specific memory locations or in spare registers.
2. The program counter is reset to start a new instruction sequence (interrupt-service subroutine) from a specific memory location ("trap location") associated with the interrupt. The interrupt thus acted upon is *disabled* so that it cannot interrupt its own service routine.

Minicomputer interrupt-service routines must usually first *save the contents of processor registers (such as accumulators) which are needed by the main program, but which are not saved automatically by the hardware.* We might also have to save (and later restore) some peripheral-device control registers. Only then can the actual interrupt service proceed: the service routine can transfer data after an ADC-conversion-completed interrupt, implement emergency-shutdown procedures after a power-supply failure, etc. Either the service routine or the interrupt-system hardware must then *clear the interrupt-causing flag* to prepare it for new interrupts. The service routine ends by *restoring registers and program counter to return to the original program, like any subroutine (Sec. 4-12).* As the service routine completes its job, it must also *reenable the interrupt.*

EXAMPLE: Consider a simple minicomputer which stores only the program counter automatically after an interrupt. The interrupt-service routine is to read an ADC after its conversion-complete interrupt.

Location	Label	Instruction or Word Data (main program)	Comments
1713		current instruction	/ Interrupt occurs here
0000		1714	/ Incremented program / counter (1714) will be / stored here by hard- / ware
0001		JUMP TO SERVICE	/ Trap location, contains / jump to relocatable
2400	SERVICE	STORE ACCUMULATOR IN SAVAC	/ service routine

3600	SRVCE	STORE ACCUMULATOR IN	SAVAC	/ Save accumulator
3601		READ ADC		/ Read ADC into / accumulator and / clear ADC flag
3602		STORE ACCUMULATOR IN	X	/ Store ADC reading
3603		LOAD ACCUMULATOR	SAVAC	/ Restore accumulator
3604		INTERRUPT ON		/ Turn interrupt back on
3605		JUMP INDIRECT VIA	0000	/ Return jump
1714		(main program)		/ Interrupted program / continues

NOTE: Interrupts do not work when the computer is HALTED, so we cannot test interrupts when stepping a program manually.

5-10. Multiple Interrupts. Interrupt-system operation would be simple if there were only one possible source of interrupts, but this is practically never true. Even a stand-alone digital computer usually has several interrupts corresponding to peripheral malfunctions (tape unit out of tape, printer out of paper), and flight simulators, space-vehicle controllers, and process-control systems may have *hundreds* of different interrupts.

A practical multiple-interrupt system will have to:

1. "Trap" the program to different memory locations corresponding to specific individual interrupts
2. Assign priorities to simultaneous or successive interrupts
3. Store lower-priority interrupt requests to be serviced after higher-priority routines are completed
4. Permit higher-priority interrupts to interrupt lower-priority service routines as soon as the return address and any automatically saved registers are safely stored

Note that programs and/or hardware must carefully save successive levels of program-counter and register contents, which will have to be recovered as needed. Interrupt-system programming will be further discussed in Sec. 5-16.

More sophisticated systems will be able to *reassign new priorities through programmed instructions* as the needs of a process or program change (see also Secs. 5-12, 5-14, and 5-16).

5-11. Skip-chain Identification of Interrupts. The most primitive multiple-interrupt systems simply OR all interrupt flags onto a *single interrupt line*. The interrupt-service routine then employs *sense/skip instructions* (Sec. 5-8) to test successive device flags in order of descending priority.

Suppose that the simple interrupt system discussed in Sec. 5-9 was connected not only to the ADC requesting service but also to "emergency" interrupts from a fire alarm and from the computer power supply (Sec. 2-15). A skip-chain service routine with appropriate branches for fire alarm, emergency shutdown, and ADC might look like this (only the ADC service routine is actually shown):

SRVCE	SKIP IF FIRE-ALARM FLAG LOW		/ Fire alarm?
	JUMP TO FIRE		/ Yes, go to service / routine
	SKIP IF POWER FLAG LOW		/ No; power-supply / trouble?
	JUMP TO LOWPWR		/ Yes, go to service / routine
	SKIP IF ADC DONE FLAG LOW		/ No; ADC service / request?
	JUMP TO ADC		/ Yes, service it
	JUMP TO ERROR		/ No; spurious / interrupt- print / error message
ADC	STORE ACCUMULATOR IN	SAVAC	/ ADC service routine.
	READ ADC		
	STORE ACCUMULATOR IN	X	
	LOAD ACCUMULATOR	SAVAC	/ Restore accumulator
	INTERRUPT ON		/ Turn interrupts back / on
	JUMP INDIRECT VIA	0000	/ Return jump

The skip-chain system requires only simple electronics and disposes of the priority problem, but the flag-sensing program is time-consuming. (n devices may require $\log_2 n$ successive decisions even if the flag sensing is done by successive binary decisions). A somewhat faster method is to employ a *flag status word* (Sec. 5-8), which can be tested bit by bit or used for indirect addressing of different service routines (Sec. 4-11a).

Note also that our primitive ORed-interrupt system must automatically disable *all* interrupts as soon and as long as any interrupt is recognized. We cannot interrupt even low-priority interrupt-service routines.

5-12. Program-controlled Interrupt Masking. It is often useful to enable (arm) or disable (disarm) individual interrupts under program control to meet special conditions. Improved multiple-interrupt systems gate individual interrupt-request lines with *mask flip-flops* which can be set and reset by programmed instructions. The ordered set of mask flip-flops is usually treated as a control register (interrupt mask register) which is loaded with

appropriate data is from an accumulator through a programmed I/O instruction. Groups of interrupts quite often have a common mask flip-flop (see also Sec. 5-14).

A very important application of programmed masking instructions is to give selected portions of main programs (as well as interrupt-service routines) greater or lesser protection from interrupts.

Note that we will have to restore the mask register on returning from any interrupt-service routine which has changed the mask, so program or hardware must keep track of mask changes. We must also still provide programmed instructions to enable and disable the entire interrupt system without changing the mask.

EXAMPLE: A skip-chain system with mask flip-flops. Addition of mask flip-flops to our simple skip-chain interrupt system (Fig. 5-9) makes it practical to interrupt lower-priority service routines. Each such routine must now have its own memory location to save the program counter, and the mask must be restored before the interrupt is dismissed. The ADC service routine of Sec. 5-11 is modified as follows (all interrupts are initially disabled):

```

ADC STORE ACCUMULATOR IN SAVAC
LOAD ACCUMULATOR 0000 / Save program
STORE ACCUMULATOR IN SAVPC / counter
LOAD ACCUMULATOR MASK / Save
STORE ACCUMULATOR IN SVMASK / current mask
LOAD ACCUMULATOR MASK 1 / Arm higher-
LOAD MASK REGISTER / priority interrupts
INTERRUPT ON / Enable interrupt system
READ ADC
STORE ACCUMULATOR IN X
INTERRUPT OFF
LOAD ACCUMULATOR SVMASK / Restore
LOAD MASK REGISTER / previous
STORE ACCUMULATOR MASK / mask, and
LOAD ACCUMULATOR SAVAC / restore accumulator
INTERRUPT ON
JUMP INDIRECT VIA SVPC / Return jump
  
```

Since most minicomputer mask registers cannot be read by the program, the mask setting is duplicated in the memory location MASK. Some minicomputers (e.g., PDP-9, PDP-15, Raytheon 706) allow only a restricted set of masks and provide special instructions which simplify mask saving and restoring (see also Sec. 5-15). Machines having two or more accumulators can reserve one of them to store the mask and thus save memory references.




Fig. 5-9. Interrupt masking. The mask flip-flops are treated as a control register (mask register), which can be cleared and loaded by I/O instructions.

5-13. Priority-interrupt Systems: Request/Grant Logic. We could replace the skip-chain system of Sec. 5-11 with hardware for polling successive interrupt lines in order of descending priority, but this is still relatively slow if there are many interrupts. We prefer the priority-request logic of Figs. 5-10 or 5-11, which can be located in the processor, on special interface cards, and/or on individual device-controller cards.

Refer to Fig. 5-10a. If the interrupt is not disabled by the mask flip-flop or by the PRIORITY IN line, a service request (device-flag level) will set the REQUEST flip-flop, which is clocked by periodic processor pulses (I/O SYNC) to fit the processor cycle and to time the priority decision. The resulting timed PRIORITY REQUEST step has three jobs:

1. It preenables the "ACTIVE" flip-flop belonging to the same interrupt circuit.
2. It blocks lower-priority interrupts.
3. It informs the processor that an interrupt is wanted.

If the interrupt system is on (and if there are no direct-memory-access requests pending, Sec. 5-17), the processor answers with an INTERRUPT ACKNOWLEDGE pulse just before the current instruction is completed (Fig. 5-13). This sets the preenabled "ACTIVE" flip-flop, which now gates the correct trap address onto a set of bus lines—the interrupt is active. INTERRUPT ACKNOWLEDGE also resets all REQUEST flip-flops to ready them for repeated or new priority requests.

Each interrupt has three states: inactive, waiting (device-flag flip-flop set), and active. Waiting interrupts will be serviced as soon as possible. Unless reset by program or hardware, the device flag maintains the "waiting" state




Fig. 5-10a. Priority-chain timing/queuing logic for one device (see also the timing diagram of Fig. 5-12). The ACKNOWLEDGE line is common to all interrupts on the chain. Note how the flip-flops are timed by the processor-supplied I/O SYNC pulses. MASTER CLEAR is issued by the processor whenever power is turned on, and through a console pushbutton, to reset flip-flops initially. Many different modifications of this circuit exist (see also Fig. 5-11). Similar logic is used for direct-memory-access requests.

while higher-priority service routines run and even while its interrupt is disarmed or while the entire interrupt system is turned off.

5-14. Priority Propagation and Priority Changes. There are two basic methods for suppressing lower-priority interrupts. The first is the wired-priority-chain method illustrated in Fig. 5-10. Referring to Fig. 5-10a, the PRIORITY IN terminal of the lowest-priority device is wired to the PRIORITY OUT terminal of the device with the next-higher priority, and so on. Thus the timed requests from higher-priority devices block lower-priority requests. The PRIORITY IN terminal of the highest-priority




Fig. 5-10b and c. Wired-chain priority-propagation circuits. Since each subsystem (and its associated wiring) delays the propagated REQUEST flip-flop steps (Fig. 5-10a) by 10 to 30 nsec, the simple chain of Fig. 5-10b should not have more than four to six links; the circuit of Fig. 5-10c bypasses priority-inhibiting steps for faster propagation (based on Ref. 10).




Fig. 5-11. This modified version of the priority-interrupt logic in Fig. 5-10a has priority-propagation gates at the output rather than at the input of the REQUEST flip-flop. Again, many similar circuits exist.

device (usually a power-failure, parity-error, or real-time-clock interrupt in the processor itself) connects to a processor flip-flop ("master-mask" flip-flop), which can thus arm or disarm the entire chain (Fig. 5-10*b* and *c*).

The computer program can load mask-register flip-flops (Fig. 5-10*a*) to *disarm* selected interrupts in such a wired chain, but the relative priorities of all armed interrupts are determined by their positions in the chain. It is possible, though, to assign two or more different priorities to a given device flag: we connect it to two or more separate priority circuits in the chain and arm one of them under program or device control.

Figure 5-11 illustrates the second type of priority-propagation logic, which permits every armed interrupt to set its REQUEST flip-flop. The timed PRIORITY REQUEST steps from different interrupts are combined in a "priority-arbitration" gate circuit, which lets only the highest-priority REQUEST step pass to preenable its "ACTIVE" flip-flop. Some larger digital computers implement dynamic priority reallocation by modifying their priority-arbitration logic under program control, but most mini-computers are content with programmed masking.

The two priority-propagation schemes can be *combined*. Several mini-computer systems (e.g., PDP-9, PDP-15) employ four separate wired-priority chains, each armed or disarmed by a common "master-mask" flip-flop in the processor. Interrupts from the four chains are combined through a priority-arbitration network which, together with the program-controlled "master-mask" flip-flops, establishes the relative priorities of the four chains.

5-15. Complete Priority-interrupt Systems. (a) Program-controlled Address Transfer. The "ACTIVE" flip-flop in Fig. 5-10*a* or 5-11 places the starting address of the correct interrupt-service routine on a set of address lines common to all interrupts. Automatic or "hardware" priority-interrupt systems will then immediately trap to the desired address (Sec. 5-15*b*). But in many small computers (e.g., PDP-8 series, SUPERNOVA), the priority logic is only an add-on card for a basic single-level (ORed) interrupt system. Such systems cannot access different trap addresses directly. With the interrupt system on, every PRIORITY REQUEST disables further interrupts and causes the program to trap to *the same* memory location, say 0000, and to store the program counter, just as in Sec. 5-9. The trap location contains a jump to the service routine

SRVCE	STORE ACCUMULATOR IN	SAVAC	/ Unless we have
			/ a spare
			/ accumulator
	READ INTERRUPT ADDRESS		
	STORE ACCUMULATOR IN	PTR	
	JUMP INDIRECT VIA	PTR	

READ INTERRUPT ADDRESS is an ordinary I/O instruction, which employs a device selector to read the interrupt-address lines into the accumulator (Sec. 5-9). The IO2 pulse from the device selector can serve as the ACKNOWLEDGE pulse in Fig. 5-10*a* or 5-11 (in fact, the "ACTIVE" flip-flop can be omitted in this simple system). The program then transfers the address word to a pointer location PTR in memory, and an indirect jump lands us where we want to be.

Unfortunately, the service routine for each individual device, say for an ADC, must save and restore program counter, mask, *and* accumulator (see also Sec. 5-12):

ADC	LOAD ACCUMULATOR	0000	
	STORE ACCUMULATOR IN	SAVPC	
	LOAD ACCUMULATOR	SAVAC	
	STORE ACCUMULATOR IN	SAVAC2	
	LOAD ACCUMULATOR	MASK	
	STORE ACCUMULATOR IN	SVMSK	
	LOAD ACCUMULATOR	MASK 1	
	STORE ACCUMULATOR	MASK	
	LOAD MASK REGISTER		
	INTERRUPT ON		
	READ ADC		/ Useful work
	STORE ACCUMULATOR IN	X	/ done only here
	INTERRUPT OFF		
	LOAD ACCUMULATOR	SVMSK	
	STORE ACCUMULATOR	MASK	
	LOAD MASK REGISTER		
	LOAD ACCUMULATOR	SAVAC 2	
	INTERRUPT ON		
	JUMP INDIRECT VIA	SAVPC	

Note that most of the time and memory used up by this routine is overhead devoted to storing and saving registers.

(b) A Fully Automatic ("Hardware") Priority-interrupt System. In an automatic or "hardware" priority-interrupt system, the "ACTIVE" flip-flop in Fig. 5-10*a* or 5-11 gates the trap address of the active interrupt into the processor memory address register as soon as the current instruction is completed (Fig. 5-12). This requires special address lines in the input/output bus and a little extra processor logic. This hardware buys improved response time and simplifies programming:

1. The program traps immediately to a different trap location for each interrupt; there is no need for the program to identify the interrupt.
2. There is no need to save program counter and registers twice as in Secs. 5-11, 5-12, and 5-15*a*.




Fig. 5-12. Timing diagram for the priority-interrupt logic of Figs. 5-10 and 5-11. The ACKNOWLEDGE pulse remains ON until the trap address is transferred (either immediately over special address lines or by a programmed instruction).

In a typical system, each hardware-designated trap location is loaded with a modified JUMP AND SAVE instruction (Sec. 2-71). Its effective address, say SERVICE, will store the interrupt return address (plus some status bits); this is followed by the interrupt-service routine, which can be relocatable:

```

SERVICE  XXXX          / Incremented program-
                   / counter reading
                   / (return address)
                   / saved here
STORE ACCUMULATOR IN SAVAC / Save accumulator

LOAD ACCUMULATOR  MASK / Save current
STORE ACCUMULATOR IN SVMASK / mask
LOAD ACCUMULATOR  MASK 1 / Get
STORE ACCUMULATOR IN MASK / new
LOAD MASK REGISTER / mask
INTERRUPT ON
READ ADC          / Actual work begins here
    .
    .
    .
    
```

Saving (and later restoring) the interrupt mask in this program is the same as in Secs. 5-12 and 5-15a and is seen to be quite a cumbersome operation. A little extra processor hardware can simplify this job:

1. We can combine the LOAD MASK REGISTER and INTERRUPTION instructions into a single I/O instruction.

2. We can use only masks disarming all interrupts with priorities below level 1, 2, 3, Such simple masks are easier to store automatically.

In the more sophisticated interrupt systems, the interrupt return-jump instruction is replaced by a special instruction (RETURN FROM INTERRUPT), which automatically restores the program-counter reading and all automatically saved registers. Be sure to consult the interface manual for your own minicomputer to determine which hardware features and software techniques are available.

5-16. Discussion of Interrupt-system Features and Applications. Interrupts are the basic mechanism for sharing a digital computer between different, often time-critical, tasks. The practical effectiveness of a minicomputer interrupt system will depend on:

1. The time needed to service possibly critical situations
2. The total time and program overhead imposed by saving, restoring, and masking operations associated with interrupts
3. The number of priority levels needed versus the number which can be readily implemented
4. Programming flexibility and convenience

The minimum time needed to obtain service will include:

1. The "raw" latency time, i.e., the time needed to complete the longest possible processor instruction (including any indirect addressing); most minicomputers are also designed so that the processor will always execute the instruction following any I/O READ or SENSE/SKIP instruction. We are sure you will be able to tell why! Check your interface manual.
2. The time needed for any necessary saving and/or masking operation.

A look at the interrupt-service programs of Secs. 5-11, 5-12, 5-15a, and 5-15b will illustrate how successively more sophisticated priority-interrupt systems provide faster service with less overhead. You should, however, take a hard-nosed attitude to establish whether you really need the more advanced features in your specific application.

It is useful at this point to list the principal applications of interrupts. Many interrupts are associated with I/O routines for relatively slow devices such as teletypewriters and tape reader/punches, and thousands of minicomputers service these happily with simple skip-chain systems. Things become more critical in instrumentation and control systems, which must not miss real-time-clock interrupts intended to log time, to read instruments, or to perform control operations. Time-critical jobs require fast responses. If there are many time-critical operations or any time-sharing situations,

the computing time wasted in overhead operations becomes interesting. Some real-time systems may have periods of peak loads when it becomes actually impossible to service *all* interrupt requests. At this point, the designer must decide whether to buy an improved system or which interrupt requests are at least temporarily expendable. It is in the latter connection that *dynamic priority allocation* becomes useful: it may, for instance, be expedient to *mask certain interrupts during peak-load periods*. In other situations we might, instead, *lower the relative priority of the main computer program by unmasking additional interrupts during peak real-time loads*.

If two or more interrupt-service routines employ the same library subroutine, we are faced, as in Sec. 4-16, with the problem of *reentrant programming*. Temporary-storage locations used by the common subroutine may be wiped out unless we either duplicate the subroutine program in memory for each interrupt or unless we provide true reentrant subroutines. This is not usually the case for FORTRAN-compiler-supplied library routines. Only a few minicomputer manufacturers and software houses provide reentrant FORTRAN (sometimes called "real-time" FORTRAN). The best way to store saved registers and temporary intermediate results is in a stack (Sec. 4-16); a stack pointer is advanced whenever a new interrupt is recognized and retracted when an interrupt is dismissed. *The best minicomputer interrupt systems have hardware for automatically advancing and retracting such a stack pointer* (Sec. 6-10).

If very fast interrupt service is not a paramount consideration, we can get around reentrant coding by programming interrupt masks which simply prevent interruption of critical service routines.

In conclusion, remember that the chief purpose of interrupt systems is to initiate computer operations more complicated than simple data transfers. The best method for time-critical reading and writing as such is not through interrupt-service routines with their awkward programming overhead but with a *direct-memory-access system*, which has no such problems at all.

DIRECT MEMORY ACCESS AND AUTOMATIC BLOCK TRANSFERS

5-17. Cycle Stealing. Step-by-step program-controlled data transfers limit data-transmission rates and use valuable processor time for alternate instruction fetches and execution; programming is also tedious. It is often preferable to use additional hardware for interfacing a parallel data bus directly with the digital-computer memory data register and to request and grant 1-cycle pauses in processor operation for direct transfer of data to or from memory (interlace or cycle-stealing operation). In larger digital machines, and optionally in a few minicomputers (PDP-15), a data bus can even access one memory bank without stopping processor interaction with other memory banks at all.

Note that cycle stealing in no way disturbs the program sequence. Even though smaller digital computers must stop computation during memory transfers, the program simply skips a cycle at the end of the current memory cycle (no need to complete the current *instruction*) and later resumes just where it left off. One does not have to save register contents or other information, as with program interrupts.




Fig. 5-13. A direct-memory-access (DMA) interface.

5-18. DMA Interface Logic. To make direct memory access (DMA) practical, the interface must be able to:

1. Address desired locations in memory
2. Synchronize cycle stealing with processor operation
3. Initiate transfers by device requests (this includes clock-timed transfers) or by the computer program
4. Deal with priorities and queuing of service requests if two or more devices request data transfers

DMA priority/queuing logic is essentially the same as the priority-interrupt logic of Figs. 5-10 and 5-11; indeed, identical logic cards often serve both purposes. DMA service requests are always given priority over concurrent interrupt requests.

Just as in Fig. 5-11, a DMA service request (caused by a device-flag level) produces a cycle-steal request unless it is inhibited by a higher-priority request; the processor answers with an acknowledge (priority-grant) pulse. This signal then sets a processor-clocked "ACTIVE" flip-flop, which strobes a suitable memory address into the processor memory address register and then causes memory and device logic to transfer data from or to the DMA data bus (Fig. 5-13).

In some computer systems (e.g., Digital Equipment Corporation PDP-15), the DMA data lines are identical with the programmed-transfer data lines. This simplifies interconnections at the expense of processor hardware. In other systems, the DMA data lines are also used to transmit the DMA address to the processor before data are transferred. This further reduces the number of bus lines, but complicates hardware and timing.




Fig. 5-14. A simple data channel for automatic block transfers.

5-19. Automatic Block Transfers. As we described it, the DMA data transfer is *device-initiated*. A *program-dependent* decision to transfer data, even directly from or to memory, still requires a programmed instruction to cause a DMA service request. This is hardly worth the trouble for a *single-word* transfer. Most DMA transfers, whether device or program initiated, involve not single words but blocks of tens, hundreds, or even thousands of data words.

Figure 5-14 shows how the simple DMA system of Fig. 5-13 may be expanded into an *automatic data channel* for block transfers. Data for a block can arrive or depart asynchronously, and the DMA controller will steal cycles as needed and permit the program to go on between cycles. A block of words to be transferred will, in general, occupy a corresponding block of adjacent memory registers. Successive memory addresses can be

gated into the memory address registered by a counter, the *current-address counter*. Before any data transfer takes place, a programmed instruction sets the current-address counter to the desired initial address; the desired number of words (*block length*) is set into a second counter, the *word counter*, which will count down with each data transfer until 0 is reached after the desired number of transfers. As service requests arrive from, say, an analog-to-digital converter or data link, the DMA control logic implements successive cycle-steal requests and gates successive current addresses into the memory address register as the current-address counter counts up (see also Fig. 5-5a).

The word counter is similarly decremented once per data word. When a block transfer is completed, the word counter can stop the device from requesting further data transfers. The word-counter carry pulse can also cause an *interrupt* so that a new block of data can be processed. The word counter may, if desired, also serve for sequencing device functions (e.g., for selecting successive ADC multiplexer addresses).

Some computers replace the word counter with a program-loaded *final-address register*, whose contents are compared with the current-address counter to determine the end of the block.

A DMA system often involves several data channels, each with a DMA control, address gates, a current-address counter, and a word counter, with different priorities assigned to different channels. For efficient handling of randomly timed requests from multiple devices (and to prevent loss of data words), data-channel systems may incorporate buffer registers in the interface or in devices such as ADCs or DACs.

5-20. Advantages of DMA Systems (see Ref. 6). Direct-memory-access systems can transfer data blocks at very high rates (10^6 words/sec is readily possible) without elaborate I/O programming. The processor essentially deals mainly with buffer areas in its own memory, and only a few I/O instructions are needed to initialize or reinitialize transfers.

Automatic data channels are especially suitable for servicing peripherals with high data rates, such as disks, drums, and fast ADCs and DACs. But fast data transfer with minimal program overhead is extremely valuable in many other applications, especially if there are many devices to be serviced. To indicate the remarkable efficiency of cycle-stealing direct memory access with multiple block-transfer data channels, consider the operation of a training-type digital flight simulator, which solves aircraft and engine equations and services an elaborate cockpit mock-up with many controls and instrument displays. During each 160-msec time increment, the interface not only performs 174 analog-to-digital conversions requiring a total conversion time of 7.7 msec but also 430 digital-to-analog conversions, and handles 540 eight-bit bytes of discrete control information. The actual




Fig. 5-15a. Memory-increment technique of measuring amplitude distributions (based on Ref. 6).

time required to transfer all this information in and out of the data channels is 143 msec per time increment, but because of the fast direct memory transfers, cycle-stealing subtracts only 3.2 msec for each 160 msec of processor time (Ref. 2).

5-21. Memory-increment Technique for Amplitude-distribution Measurements. In many minicomputers, a special pulse input will increment the contents of a memory location addressed by the DMA address lines; an interrupt can be generated when one of the memory cells is full. When ADC outputs representing successive samples of a random voltage are applied to the DMA address lines, the memory-increment feature will effectively generate a model of the input-voltage amplitude distribution in the computer




Fig. 5-15b. An amplitude-distribution display obtained by the method of Fig. 5-15a. (Digital Equipment Corporation.)

memory: Each memory address corresponds to a voltage class interval, and the contents of the memory register represent the number of samples falling into that class interval. Data taking is terminated after a preset number of samples or when the first memory register overloads (Fig. 5-15a). The empirical amplitude distribution thus created in memory may be displayed or plotted by a display routine (Fig. 5-15b), and statistics such as

$$\bar{X} = \frac{1}{n} \sum_{k=1}^n X_k \quad \bar{X}^2 = \frac{1}{n} \sum_{k=1}^n X_k^2 \quad \dots$$

are readily computed after the distribution is complete. This technique has been extensively applied to the analysis of pulse-energy spectra from nuclear-physics experiments.

Joint distributions of two random variables X, Y can be similarly compiled. It is only necessary to apply, say, a 12-bit word X, Y composed of two 6-bit bytes corresponding to two ADC outputs X and Y to the memory address register. Now each addressed memory location will correspond to the region $X_i \leq X < X_{i+1}, Y_k \leq Y < Y_{k+1}$ in XY space.

5-22. Add-to-memory Technique of Signal Averaging. Another command-pulse input to some DMA interfaces will add a data word on the I/O-bus data lines to the memory location addressed by the DMA address lines without ever bothering the digital-computer arithmetic unit or the program. This "add-to-memory" feature permits useful linear operations on data obtained from various instruments; the only application well known at this time is in data averaging.

Figure 5-16a and b illustrates an especially interesting application of data averaging, which has been very fruitful in biological-data reduction (e.g., electroencephalogram analysis). Periodically applied stimuli produce the same system response after each stimulus so that one obtains an analog waveform periodic with the period T of the applied stimuli. To pull the desired function X(t) out of additive zero-mean random noise, one adds X(t), X(t + T), X(t + 2T), ... during successive periods to enhance the signal, while the noise will tend to average out. Figure 5-16c shows the extraction of a signal from additive noise in successive data-averaging runs.

5-23. Implementing Current-address and Word Counters in the Processor Memory. Some minicomputers (in particular, PDP-9, PDP-15, and the PDP-8 series) have, in addition to their regular DMA facilities, a set of fixed core-memory locations to be used as data-channel address and word counters. Ordinary processor instructions (not I/O instructions) load these locations, respectively, with the block starting address and with minus the block count. The data-channel interface card (Fig. 5-17) supplies the address of one of the four to eight address-counter locations available in the processor; the word counter is the location following the address counter.





centro de educación continua
división de estudios superiores
facultad de Ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO III: MODOS DE DIRECCIONAMIENTO

ING. LUIS G. CORDERO BORBOA
JULIO-79

III. - MODOS DE DIRECCIONAMIENTO

1.- ESQUEMAS DE DIRECCIONAMIENTO.

La unidad central de proceso (CPU) en las computadoras debe realizar las siguientes funciones:

- Obtener y traer de memoria primaria al CPU la siguiente instrucción a ejecutar.
- Entender los operandos, esto es, definir la localización de los operandos necesarios para ejecutar la instrucción y traerlos al CPU.
- Ejecutar la instrucción.

Para llevar a cabo las funciones anteriores el CPU debe contar con la siguiente información:

- El código de operación de la instrucción a ejecutar.
- Las direcciones de los operandos y la del resultado.
- La dirección de la siguiente instrucción a ejecutar.

Existen diferentes soluciones que satisfacen los requerimientos anteriores, los cuales determinan la arquitectura de los procesadores que las utilizan.

Se supondrán operaciones aritméticas en las que se tienen dos operandos y un resultado ya que son las que proporcionan el caso más general.

a) Máquinas de "3+1" direcciones

El formato de instrucción en este esquema de direccionamiento contiene todos los elementos necesitados por el CPU

para realizar sus funciones.

Un posible formato de instrucción se muestra en la figura

III.1

CODIGO DE OPERAC.	DIRECCION PRIMER OPERANDO	DIRECCION SEGUNDO OPERANDO	DIRECCION RESULTADO	DIRECCION DE LA SIGUIENTE INSTRUCCION	Palabra n de memoria
-------------------------	---------------------------------	----------------------------------	------------------------	---	----------------------------

FIG. III.1

En este caso se tienen cinco campos en el formato de instrucción: Uno para el código de operación que sirve para indicar el tipo de operación a realizar (suma, resta, multiplicación, etc.), tres campos para las direcciones de los operandos y resultado de las operaciones, un campo para indicar la dirección de la siguiente instrucción a ejecutar.

Las instrucciones para ésta máquina podrían ser escritas en forma simbólica en la siguiente forma: ADD A, B, C, D donde ADD representa el código de operación suma y A, B, C y D son nombres simbólicos asignados a localidades de memoria.

Suponiendo que existen las instrucciones suma (ADD), sustracción (SUB) y multiplicación (MUL), entonces una posible traducción de la expresión $A=(B*C)-(D*E)$ en FORTRAN a lenguaje simbólico en la máquina de 3+1 direcciones sería:

```

L1:  MUL  B, C, T1, L3
L3:  MUL  D, E, T2, L7
L7:  SUB  T2, T1, A, L8
L8:  Siguiete instrucción

```

donde T1 y T2 representan localidades temporales usadas para guardar resultados aritméticos intermedios.

Las conclusiones más importantes en este esquema son:

Los programas no necesitan estar almacenados en memoria en forma secuencial ya que el campo de dirección de la siguiente instrucción permite conocer donde fueron almacenados.

Debido a que cada instrucción contiene en forma explícita tres direc-- ciones, no es necesario tener en el CPU hardware para guardar los resultados de las operaciones.

b) Máquinas de "3" direcciones

Considerando que los programas se escriben secuencialmente y que por consiguiente es muy lógico almacenarlos en este mismo orden, se llega a un nuevo esquema de direccionamiento en el cual se sustituyen todos los campos de dirección de la siguiente instrucción por un solo registro dentro del procesador que lleva en forma se- cuencial y automáticamente la dirección de la siguiente instrucción a ejecutar. Un posible formato de instrucción se muestra en la fig. III.2 .




FIG. III.2

Utilizando este esquema de direccionamiento la expresión $A=(B*C)-(D*E)$ en FORTRAN, quedaría expresada como:

```

MUL  B, C, T1
MUL  D, E, T2
SUB  T2, T1, A

```

Siguiente instrucción

Donde se ha suprimido la dirección de la siguiente instrucción ya que ésta es llevada en forma secuencial y automática por un registro del procesador conocido como contador del programa (PC).

Con el esquema de 3 direcciones se logra aprovechar la memoria en forma más eficiente y reducir la longitud de palabra lo que reduce directamente en los costos de la misma.

c) Máquinas de "2" direcciones.

En las operaciones aritméticas no siempre es necesario guardar el resultado en una localidad de memoria y preservar los operandos, por lo que se puede pensar en utilizar uno de ellos para guardar el resultado una vez que la operación se ha efectuado. Las consideraciones anteriores llevan a presentar un posible formato de instrucción en esta máquina, mostrado en la figura III.3




FIG. III.3

En este esquema se usará la dirección del segundo operando como la dirección del resultado una vez que la operación se haya efectuado, por lo que el segundo operando será destruido. Así pues la expresión $A=(B*C)-(D*E)$ en FORTRAN, quedaría:

```

MUL  B, C
MUL  D, E
SUB  E, C
ADD  A, C

```

La eliminación del campo de dirección del resultado permite reducir la longitud de la palabra de memoria y los costos de la misma, lo que permite usar este esquema en máquinas medianas y chicas.

d) Máquinas de "1" dirección

Este esquema de direccionamiento permite eliminar de todas las instrucciones el campo de dirección de uno de los operando y sustituirlo por un registro dentro del procesador, el cual contendrá a uno de los operandos. A este registro se le conoce como acumulador. El formato de instrucción para la máquina de 1 dirección se muestra en la figura III.4




FIG. III.4

Lo anterior implica la creación de instrucciones que permitan cargar el acumulador con el segundo operando (LAC) y depositar el contenido del acumulador en memoria (DAC).

Es importante hacer notar que todas las operaciones se llevan a cabo implícitamente contra el acumulador y que éste contendrá el resultado de la operación efectuada. La expresión $A=(B*C)-(D*E)$ en FORTRAN, podría traducirse a:

LAC	D
MUL	E
DAC	TI
LAC	B
MUL	C
SUB	TI
DAC	A

Este esquema de direccionamiento ha sido ampliamente implementado en una gran mayoría de las minicomputadoras, como por ejemplo: PDP-8, PDP-15, IBM-1130, IBM-7090 y CDC 3600.

e) Máquinas de "0" direcciones

Este esquema de direccionamiento solo utiliza el campo de código de operación, por lo que es necesario contar con algún mecanismo que implícitamente permita conocer los operandos.

El mecanismo anterior se implementa usando una pila ó stack, el cual se puede pensar como un conjunto de localidades contiguas de

memoria accesadas usando una disciplina UEPS (últimas entradas, primeras salidas). De lo anterior se concluye que en cada momento se tendrá disponible el elemento que se encuentre en el tope del stack.

El formato de instrucción para este esquema de direccionamiento se encuentra en la figura III.5





FIG. III.5

Es necesario contar con instrucciones que permitan meter elementos de memoria al stack (PUSH) y sacar elementos del stack a memoria (POP).

La expresión $A=(B*C)-(D*E)$ en FORTRAN, podría expresarse como:

FIG. III.6



En la fig. III.6 se ilustra el estado del stack después de cada una de las inst. anteriores.

Se puede concluir que el conjunto de instrucciones de la máquina no está formado solamente por instrucciones de cero direcciones ya que también se requieren instrucciones de una dirección para meter y sacar elementos al stack.

Se requiere un registro en el procesador que apunte al tope del stack y se elimine el acumulador ya que el resultado de las operaciones -- también quedará en el stack.

2.- METODOS DE DIRECCIONAMIENTO

En las máquinas de una sola dirección el formato de las instrucciones que hace referencia a memoria consta de dos campos: el campo de código de operación y el campo de dirección del operando. Si suponemos que el campo de dirección consta de n bits, entonces la máxima capacidad de memoria direccionable será 2^n localidades. Lo anterior puede resultar bastante drástico en el caso de las minicomputadoras ya que, por lo general tienen palabras de 12 ó 16 bits y si se asignan cuatro de ellos al campo de código de operación solo se pueden direccionar $2^8 = 256$ localidades de memoria en el caso de palabras de 12 bits ó $2^{12} = 4096$ localidades de memoria en el caso de palabras de 16 bits, lo cual resulta insuficiente para la gran mayoría de las aplicaciones.

Lo anterior ha ocasionado diferentes modos de direccionamiento, en los cuales el campo de dirección sirve para calcular la dirección efectiva del operando, logrando una mayor capacidad de memoria direccionable.

a) Inmediato

En este caso el operando puede estar contenido directamente en el campo de dirección ó en la localidad de memoria siguiente a la instrucción.

Será necesario dedicar un bit de la palabra para saber como se debe interpretar la instrucción.

b) Directo

Existe direccionamiento directo cuando el campo de dirección de la instrucción contiene la dirección del operando ó cuando éste campo combinado con algún registro ó palabra de memoria generan la dirección del operando.

b.1) Usando página cero

Uno de los esquemas más comunes de organización de memoria, divide ésta en n páginas de longitud fija, donde n dependerá del tamaño de la memoria y del tamaño de las páginas.

Las máquinas que usan estos esquemas generalmente usan la página cero con propósitos especiales, como son: mane-jo de interrupciones, traps, localidades autoincrementables, etc.

La forma de indicar si el contenido del campo de dirección se refiere a la página cero, es usando un bit para este propósito, p. ej. si este bit es cero el campo de dirección apunta a una localidad en la página cero.

b.2) Usando página actual

Si el bit de página está en uno, se asume que el campo de dirección apunta a una localidad en la página en la que se encuentra la instrucción. A esta página se le conoce como

página actual.

La dirección del operando se determina sumando los bits de orden superior del PC al campo de dirección de la instrucción.

b.3) Relativo al PC

En este modo de direccionamiento el contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al PC para obtener la dirección del operando.

b.4) Relativo a un registro índice

El contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al contenido de un registro índice para obtener la dirección del operando. En caso de existir más de un registro índice es preciso asignar los bits necesarios para su identificación.

c) Indirecto

En el direccionamiento indirecto el campo de dirección de la instrucción contiene un apuntador a la dirección del operando ó este campo combinado con algún registro ó palabra de memoria genera un apuntador a la dirección del operando.

Mediante un bit en la instrucción se puede saber si el direccionamiento usado es directo ó indirecto.

c.1) Usando página cero

El campo de dirección de la instrucción apunta a una localidad en la página cero. A su vez ésta localidad contiene la dirección del operando.

c.2) Usando página actual

El campo de dirección de la instrucción apunta a una localidad en la página actual. Esta localidad contiene la dirección del operando.

c.3) Relativo al PC

El contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al PC para obtener la dirección del apuntador al operando.

c.4) El contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al contenido de un registro índice para obtener la dirección del apuntador al operando.

La combinación de todos los métodos de direccionamiento anteriores con registros de propósito general, permiten lograr modos de direccionamiento bastante poderosos. Cuando se usan los registros de propósito general, el campo de dirección de la instrucción específica que registro se usa y como se interpreta la información que contiene.

3.- DIRECCIONAMIENTO EN PDP-11

a) Con dos operandos

La computadora PDP-11 es una máquina de dos direcciones por lo que su formato de instrucción tiene campos para código de operación y operandos. Lo anterior se observa en la fig. III.7




FIG. III.7

Los bits 12-15 contienen el código de operación

Los bits 6-11 contienen la dir. fuente

Los bits 0-5 contienen la dir. destino

Las direcciones fuente y destino serán utilizadas para el cálculo de la dirección efectiva de los operandos, interpretando el modo y el registro usados.

La dirección fuente contiene dos subcampos de 3 bits cada uno, de esta forma es posible indicar cual de los ocho registros de propósito general será usado, así como la interpretación que se le dará de acuerdo a los ocho modos de direccionamiento.

El modo y registro en la dir destino se entienden en la misma forma que en la dir fuente. La dir destino también será usada para almacenar el resultado de la operación una vez que esta se haya efectuado.

- b) En esta máquina existen instrucciones que solo requieren un operando en cuyo caso se utiliza un formato de instrucción con campos de código de operación y dirección destino, según se muestra en la fig. III. 8




FIG. III.8

La interpretación dada a la dirección fuente es la misma que en el caso de dos operandos.

Para poder ejemplificar los modos de direccionamiento se usará el siguiente conjunto de instrucciones; así mismo se asumirá que todos los números están en octal:

<u>Mnemonic</u>	<u>Código Octal</u>	<u>Descripción</u>
CLR	0050DD 1050DD	Limpia (pone a ceros el destino).
INC INCB	0052DD 1052DD	Incremento (suma uno al contenido del destino)
COM COMB	0051DD 1051DD	Complementa lógicamente el destino
ADD	0655DD	Suma

- c) Direccionamiento directo

Existen cuatro modos usados en direccionamiento directo, los cuales se explican a continuación:

c.1) Registro

Forma general: OPR Rn

Descripción: El registro especificado contiene el operando requerido por la instrucción.

OPR representa un código de operación en forma general.

Modo: 0

Ejemplos: 1

c.2) Autoincremento

Forma general: OPR (Rn)+

Descripción: El contenido del registro es incrementado después de ser usado como apuntador al operando. Si la instrucción es de palabra se autoincrementa en dos y si es de byte en uno.

Modo: 2

Ejemplos: 2

c.3) Autodecremento

Forma general: OPR-(Rn)

Descripción: El contenido del registro es decrementado antes de ser usado como apuntador al operando. Si la instrucción es de palabra se autodecrementa en dos y si es de byte en uno.

Modo: 4

Ejemplos: 3

c.4) Índice

Forma general: OPR X(Rn)

Descripción: La suma de X y el contenido del registro se utiliza como la dirección del operando.

Modo: 6

Ejemplos: 4

d) Direccionamiento indirecto

Existen 4 modos de direccionar en forma indirecta, los cuales utilizan los modos básicos (direccionamiento directo) en forma diferida.

d.1) Registro diferido

Forma general: OPR @Rn

Descripción: El registro contiene la dirección del operando.

Modo: 1

Ejemplos: 5

d.2) Autoincremento diferido

Forma general: OPR @(Rn)+

Descripción: El contenido del registro es incrementado después de ser usado como apuntador a la dirección del operando.

El autoincremento será en dos, tanto para instrucciones de byte como de palabra.

Modo: 3

Ejemplos: 6

d.3) Autodecremento diferido

Forma general: OPR @-(Rn)

Descripción: El contenido del registro es decrementado antes de ser usado como apuntador a la dirección del operando. El autodecremento será en dos, tanto para instrucciones de byte como de palabra.

Modo: 5

Ejemplos: 7

d.4) Índice diferido

Forma general: OPR @X(Rn)

Descripción: La suma de X y el contenido del registro se utiliza como apuntador a la dirección del operando. La palabra de índice X está almacenada en la localidad de memoria siguiente a la instrucción.

El valor de Rn y X no se modifica.

Modo: 7

Ejemplos: 8

e) Uso del PC en direccionamiento

El registro siete, tiene el propósito específico de servir como con_tador de programa (PC), por lo cual cada vez que el procesador

usa el R7 para traer una palabra de memoria, el R7 se incrementa automáticamente en dos de tal forma que siempre apunta a la siguiente instrucción a ejecutar ó a la siguiente palabra de la instrucción que actualmente se está ejecutando.

Lo anterior permite usar el PC con propósitos de direccionamiento, permitiendo lograr ventajas cuando se utiliza con alguno de los modos 2, 3, 6 ó 7.

e.1) Inmediato

Forma general: OPR#n, DD

Descripción: El operando está en la localidad de memoria siguiente a la instrucción.

Modo: 2 usando R7

Ejemplos: 9

e.2) Absoluto

Forma general: OPR @#A

Descripción: La localidad de memoria siguiente a la instrucción contiene la dirección absoluta del operando.

Modo: 3 usando R7

Ejemplos: 10

e.3) Relativo

Forma general: OPR A

Descripción: La localidad de memoria siguiente a la instrucción, sumada al PC proporcionan la dirección del operando.

Modo: 6 usando R7

Ejemplos: 11

e.4) Relativo diferido

Forma general: OPR @A

Descripción: La localidad de memoria siguiente a la instrucción sumada al PC proporciona el apuntador a la dirección del operando.

Modo: 7 usando R7

Ejemplos: 12

LUIS CORDERO BORBOA
JULIO-79

EJEMPLOS

1.1
005200

```

                INC    R0
;
;SUMA UNO AL CONTENIDO DE R0.
;

```

Antes	Despues
001202/005200	001202/005200
_\$0/000000	_\$0/000001
_\$7/001202	_\$7/001204
_\$S/000000	_\$S/170020
-	-

1.2
105102

```

                COMB   R2
;
;COMPLEMENTO LOGICO DEL BYTE BAJD(BITS 0-7) EN R2.
;LAS INSTRUCCIONES DE BYTE USADAS SOBRE LOS
;REGISTROS GENERALES SOLO OPERAN EN LOS BITS 0-7.
;

```

Antes	Despues
001206/105102	001206/105102
_\$2/103252	_\$2/103125
_\$7/001206	_\$7/001210
_\$S/170020	_\$S/170021
-	-

1.3
060103

```

                ADD    R1,R3
;
;SUMA EL CONTENIDO DE R1 AL CONTENIDO DE R3.
;

```

Antes	Despues
001204/060103	001204/060103
_\$1/000005	_\$1/000005
_\$3/000007	_\$3/000014
_\$7/001204	_\$7/001206
_\$S/170020	_\$S/170020
-	-

2.1
005024

CLR (R4)+

;
;USA EL CONTENIDO DE R4 COMO LA DIRECCION DEL
;OPERANDO. PONE A CEROS EL OPERANDO(PALABRA) E
;INCREMENTA EL CONTENIDO DE R4 EN DOS.
;

Antes	Despues
001210/005024	001210/005024
-\$4/000010	-\$4/000012
-.000010/174216	-.000010/000000
-\$7/001210	-\$7/001212
-\$S/170021	-\$S/170024
-	-

2.2
105024

CLRB (R4)+

;
;USA EL CONTENIDO DE R4 COMO LA DIRECCION DEL
;OPERANDO. PONE A CEROS EL OPERANDO(BYTE) E
;INCREMENTA EL CONTENIDO DE R4 EN UNO.
;

Antes	Despues
001212/105024	001212/105024
-\$4/000006	-\$4/000007
-.000006/173215	-.000006/173000
-\$7/001212	-\$7/001214
-\$S/170024	-\$S/170024
-	-

2.3
060022

ADD R0,(R2)+

;
;EL CONTENIDO DE R0 SERA SUMADO AL OPERANDO
;CUYA DIRECCION ESTA CONTENIDA EN R2. DESPUES
;SE INCREMENTA R2 EN DOS.
;

Antes	Despues
001214/060022	001214/060022
-\$0/000007	-\$0/000007
-\$2/000024	-\$2/000026
-.000024/000007	-.000024/000016
-\$7/001214	-\$7/001216
-\$S/170024	-\$S/170020
-	-

3.1

005245

INC -(R5)

```

;
;EL CONTENIDO DE R5 SE DECREMENTA EN DOS Y
;DESPUES SE USA COMO LA DIRECCION DEL OPERANDO.
;EL OPERANDO(PALABRA) SE INCREMENTA EN UNO.
;

```

Antes

Despues

```

001216/005245
-$5/000020
-000016/002222
-$7/001216
-$S/170020
-

```

```

001216/005245
-$5/000016
-000016/002223
-$7/001220
-$S/170020
-

```

3.2

105245

INCB -(R5)

```

;
;EL CONTENIDO DE R5 SE DECREMENTA EN UNO Y
;DESPUES SE USA COMO LA DIRECCION DEL OPERANDO.
;EL OPERANDO(BYTE) SE INCREMENTA EN UNO.
;

```

Antes

Despues

```

001220/105245
-$5/000347
-000346/043721
-$7/001220
-$S/170020
-

```

```

001220/105245
-$5/000346
-000346/043722
-$7/001222
-$S/170030
-

```

3.3

064401

ADD -(R4),R1

```

;
;EL CONTENIDO DE R4 SE DECREMENTA EN DOS Y
;DESPUES SE UTILIZA COMO LA DIRECCION DEL
;OPERANDO QUE SERA SUMADO AL CONTENIDO DE R1.
;

```

Antes

Despues

```

001222/064401
-$1/000017
-$4/000032
-000030/000045
-$7/001222
-$S/170000
-

```

```

001222/064401
-$1/000064
-$4/000030
-000030/000045
-$7/001224
-$S/170020
-

```

4.1

005063 000100

CLR 100(R3)

;
 ;SE PONE A CEROS LA LOCALIDAD(PALABRA)
 ;DIRECCIONADA POR LA SUMA DE 100 Y EL CONTENIDO
 ;DE R3. EL CONTENIDO DE R3 NO SE ALTERA.
 ;

Antes	Despues
001224/005063	001224/005063
_001226/000100	_001226/000100
_\$3/000004	_\$3/000004
_000104/177333	_000104/000000
_\$7/001224	_\$7/001230
_\$8/170020	_\$8/170024
-	-

4.2

105164 000200

COMB 200(R4)

;
 ;COMPLEMENTA LOGICAMENTE EL CONTENIDO DE LA
 ;LOCALIDAD(BYTE) DIRECCIONADA POR LA SUMA DE
 ;200 Y R4. EL CONTENIDO DE R4 NO SE ALTERA.
 ;

Antes	Despues
001230/105164	001230/105164
_001232/000200	_001232/000200
_\$4/000002	_\$4/000002
_000202/174562	_000202/174615
_\$7/001230	_\$7/001234
_\$8/170000	_\$8/170031
-	-

4.3.

066360 000010 000020

ADD 10(R3),20(R0)

;
 ;SUMA EL CONTENIDO DE LA LOCALIDAD DIRECCIONADA
 ;POR LA SUMA DE 10 Y R3, AL CONTENIDO DE LA
 ;LOCALIDAD DIRECCIONADO POR LA SUMA DE 20 Y R0.
 ;

Antes	Despues
001234/066360	001234/066360
_001236/000010	_001236/000010
_001240/000020	_001240/000020
_\$0/000030	_\$0/000030
_\$3/000050	_\$3/000050
_000050/000037	_000050/000134
_000060/000075	_000060/000075
_\$7/001234	_\$7/001242
_\$8/170031	_\$8/170020
-	-

S.J
005011

CLR @R1

↑
↑EL CONTENIDO DE R1 APUNTA AL OPERANDO QUE
↑SERÁ PUESTO A CEROS.
↑

Antes	Despues
001242/005011	001242/005011
-\$1/000044	-\$1/000044
-.000044/035240	-.000044/000000
-\$7/001242	-\$7/001244
-\$S/170020	-\$S/170024
-	-

S.2
105212

INCB @R2

↑
↑EL CONTENIDO DE R2 APUNTA AL OPERANDO QUE
↑SERÁ INCREMENTADO EN UNO.
↑

Antes	Despues
001244/105212	001244/105212
-\$2/000070	-\$2/000070
-.000070/000000	-.000070/000001
-\$7/001244	-\$7/001246
-\$S/170024	-\$S/170020
-	-

6
005234

INC @(R4)↑

↑EL CONTENIDO DE R4 APUNTA A LA DIRECCION
↑DEL OPERANDO QUE SERÁ INCREMENTADO EN UNO,
↑DESPUES DE LO CUAL R4 SE INCREMENTA EN DOS.
↑

Antes	Despues
001246/005234	001246/005234
-\$4/000036	-\$4/000040
-.000036/000054	-.000036/000054
-.000054/000007	-.000054/000010
-\$7/001246	-\$7/001250
-\$S/170020	-\$S/170020
-	-

7
005155

COM @-(R5)

;
;EL CONTENIDO DE R5 SE DECREMENTA EN DOS,
;DESPUES DE LO CUAL APUNTA A LA DIRECCION
;DEL OPERANDO QUE SERA COMPLEMENTADO
;LOGICAMENTE.
;

Antes	Despues
001250/005155	001250/005155
_\$5/000040	_\$5/000036
_000036/000020	_000036/000020
_000020/000000	_000020/177777
_\$7/001250	_\$7/001252
_\$S/170020	_\$S/170031
-	-

8
067300 000200

ADD @200(R3),R0

;
;LA SUMA DE 200 Y R3 DETERMINA EL APUNTAJOR A
;LA DIRECCION DE LA LOCALIDAD QUE SERA SUMADA A R0.
;

Antes	Despues
001252/067300	001252/067300
_001254/000200	_001254/000200
_\$0/000015	_\$0/000033
_\$3/000010	_\$3/000010
_000210/000012	_000210/000012
_000012/000016	_000012/000016
_\$7/001252	_\$7/001256
_\$S/170031	_\$S/170020
-	-

9

012704 000010

MOV #10,R4

↑
;MUEVE A R4 EL NUMERO 10
↓

Antes

Despues

001256/012704
_001260/000010
_#4/000000
_#7/001256
_#S/170000
-

001256/012704
_001260/000010
_#4/000010
_#7/001262
_#S/170020
-

10

063701 000100

ADD @#100,R1

↑
;SUMA EL CONTENIDO DE LA LOCALIDAD 100 A R1.
↓

Antes

Despues

001266/063701
_001270/000100
_#1/000033
_000100/000073
_#7/001266
_#S/170000
-

001266/063701
_001270/000100
_#1/000126
_000100/000073
_#7/001272
_#S/170020
-

11

005267 000044

INC Z

;
 ;INCREMENTA EL CONTENIDO DE LA LOCALIDAD
 ;SIMBOLICA Z EN UNO. EL CONTENIDO DE LA PALABRA
 ;SIGUIENTE A LA INSTRUCCION SE SUMA AL PC PARA

Antes

001272/005267
 _001274/000044
 _001342/000000
 _\$7/001272
 _\$S/170020
 -

Despues

001272/005267
 _001274/000044
 _001342/000001
 _\$7/001276
 _\$S/170020
 -

12

005077 000040

CLR 0Z

;
 ;LA LOCALIDAD SIMBOLICA Z APUNTA A LA
 ;DIRECCION DEL OPERANDO QUE SERA PUESTO A CEROS.
 ;EL CONTENIDO DE LA PALABRA SIGUIENTE A LA
 ;INSTRUCCION SE SUMA AL PC PARA OBTENER LA
 ;DIRECCION DE Z.

Antes

001276/005077
 _001300/000040
 _001342/000100
 _000100/000073
 _\$7/001276
 _\$S/170020
 -

Despues

001276/005077
 _001300/000040
 _001342/000100
 _000100/000000
 _\$7/001302
 _\$S/170024
 -



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO IV: CONJUNTO DE INSTRUCCIONES

M. en C. MARCIAL PORTILLA R.
JULIO-79

INSTRUCTION SET

4.1 INTRODUCTION

The specification for each instruction includes the mnemonic, octal code, binary code, a diagram showing the format of the instruction, a symbolic notation describing its execution and the effect on the condition codes, a description, special comments, and examples.

MNEMONIC: This is indicated at the top corner of each page. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each instruction shows the octal op code, the binary op code, and bit assignments. (Note that in byte instructions the most significant bit (bit 15) is always a 1.)

SYMBOLS:

() = contents of

SS or src = source address

DD or dst = destination address

loc = location

← = becomes

↑ = "is popped from stack"

↓ = "is pushed onto stack"

∧ = boolean AND

∨ = boolean OR

⊕ = exclusive OR

~ = boolean not

Reg or R = register


B = Byte

w = $\begin{cases} 0 & \text{for word} \\ 1 & \text{for byte} \end{cases}$


4.2 INSTRUCTION FORMATS

The major instruction formats are:


Single Operand Group




Double Operand Group



Register-Source or Destination



Branch



Byte Instructions

The PDP-11 processor includes a full complement of instructions that manipulate byte operands. Since all PDP-11 addressing is byte-oriented, byte manipulation addressing is straightforward. Byte instructions with autoincrement or autodecrement direct addressing cause the specified register to be modified by one to point to the next byte of data. Byte operations in register mode access the low-order byte of the specified register. These provisions enable the PDP-11 to perform as either a word or byte processor. The numbering scheme for word and byte addresses in core memory is:

HIGH BYTE ADDRESS		WORD OR BYTE ADDRESS
002001	BYTE 1	002000
002003	BYTE 3	002002

The most significant bit (Bit 15) of the instruction word is set to indicate a byte instruction.

Example:

Symbolic	Octal	
CLR	0050DD	Clear Word
CLRB	1050DD	Clear Byte

NOTE

The term PC (Program Counter) in the Operation explanation of the instructions refers to the updated PC.

4.3 LIST OF INSTRUCTIONS

Instructions are shown in the following sequence. Other instructions are found in Chapters 9, 11, and 12.

▲—The SXT, XOR, MARK, SOB, and RTT instructions are implemented in the PDP-11/34, 11/45 and 11/55.

*—The SPL instruction is implemented only in the PDP-11/45 and PDP-11/55. The MFPS and MTPS instructions are implemented only in the PDP-11/34.

SINGLE OPERAND

Mnemonic	Instruction	Op Code	Page
General			
CLR(B)	clear destination	#050DD	4-6
COM(B)	complement dst	#051DD	4-7
INC(B)	increment dst	#052DD	4-8
DEC(B)	decrement dst	#053DD	4-9
NEG(B)	negate dst	#054DD	4-10
TST(B)	test dst	#057DD	4-11
Shift & Rotate			
ASR(B)	arithmetic shift right	#062DD	4-13
ASL(B)	arithmetic shift left	#063DD	4-14
ROR(B)	rotate right	#060DD	4-15
ROL(B)	rotate left	#061DD	4-16
SWAB	swap bytes	0003DD	4-17
Multiple Precision			
ADC(B)	add carry	#055DD	4-19
SBC(B)	subtract carry	#056DD	4-20
▲ SXT	sign extend	0067DD	4-21
MFPS	move byte from processor status	#1067DD	4-22
MTPS	move byte to processor status	#1064SS	4-23

DOUBLE OPERAND

Mnemonic	Instruction	Op Code	Page
General			
MOV(B)	move source to destination	#15SDD	4-25
CMP(B)	compare src to dst	#25SDD	4-26
ADD	add src to dst	06SSDD	4-27
SUB	subtract src from dst	16SSDD	4-28
Logical			
BIT(B)	bit test	#35SDD	4-30
BIC(B)	bit clear	#45SDD	4-31
BIS(B)	bit set	#55SDD	4-32
▲ XOR	exclusive OR	074RDD	4-33

PROGRAM CONTROL


Mnemonic	Instruction	Op Code or Base Code	Page
Branch			
BR	branch (unconditional)	000400	4-35
BNE	branch if not equal (to zero)	001000	4-36
BEQ	branch if equal (to zero)	001400	4-37
BPL	branch if plus	100000	4-38
BMI	branch if minus	100400	4-39
BVC	branch if overflow is clear	102000	4-40
BVS	branch if overflow is set	102400	4-41
BCC	branch if carry is clear	103000	4-42
BCS	branch if carry is set	103400	4-43
Signed Conditional Branch			
BGE	branch if greater than or equal (to zero)	002000	4-45
BLT	branch if less than (zero)	002400	4-46
BGT	branch if greater than (zero)	003000	4-47
BLE	branch if less than or equal (to zero)	003400	4-48
Unsigned Conditional Branch			
BHI	branch if higher	101000	4-50
BLOS	branch if lower or same	101400	4-51
BHIS	branch if higher or same	103000	4-52
BLO	branch if lower	103400	4-53
Jump & Subroutine			
JMP	jump	0001DD	4-54
JSR	jump to subroutine	004RDD	4-56
RTS	return from subroutine	00020R	4-58
▲ MARK	mark	006400	4-59
▲ SOB	subtract one and branch (if $\neq 0$)	077R00	4-61
* SPL	set priority level	00023N	4-62
Trap & Interrupt			
EMT	emulator trap	104000—104377	4-63
TRAP	trap	104400—104777	4-64
BPT	breakpoint trap	000003	4-65
IOT	input/output trap	000004	4-66
RTI	return from interrupt	000002	4-67
▲ RTT	return from interrupt	000006	4-68
MISCELLANEOUS			
HALT	halt	000000	4-72
WAIT	wait for interrupt	000001	4-73
RESET	reset external bus	000005	4-74
Condition Code Operation			
CLC, CLV, CLZ, CLN, CCC	clear	000240	4-75
SEC, SEV, SEZ, SEN, SCC	set	000260	4-75

4.4 SINGLE OPERAND INSTRUCTIONS

CLR
CLRB

clear destination

#050DD



Operation: (dst)=0

Condition Codes: N: cleared
Z: set
V: cleared
C: cleared

Description: Word: Contents of specified destination are replaced with zeroes
Byte: Same

Example:


CLR R1

	Before	After
(R1) =	177777	000000
NZVC	1111	0100

COM
COMB

complement dst

#051DD



Operation: (dst)=~(dst)

Condition Codes: N: set if most significant bit of result is set; cleared otherwise
Z: set if result is 0; cleared otherwise
V: cleared
C: set

Description: Replaces the contents of the destination address by their logical complement (each bit equal to 0 is set and each bit equal to 1 is cleared)
Byte: Same

Example:


COM R0

	Before	After
(R0) =	013333	164444
NZVC	0110	1001

NEG NEGB

negate dst

#054DD



Operation: (dst) ← -(dst)

Condition Codes: N: set if the result is <0; cleared otherwise
 Z: set if result is 0; cleared otherwise
 V: set if the result is 10000 (word) or 200 (byte) cleared otherwise
 C: cleared if the result is 0; set otherwise

Description: Word: Replaces the contents of the destination address by its two's complement. Note that 10000 is replaced by itself (in two's complement notation the most negative number has no positive counterpart).
 Byte: Same


Example: NEG R0

	Before		After
(R0) =	000010	(R0) =	177770
	NZVC		NZVC
	0000		1001

TST TSTB

test dst

#057DD



Operation: (dst) ← (dst)

Condition Codes: N: set if the result is <0; cleared otherwise
 Z: set if result is 0; cleared otherwise
 V: cleared
 C: cleared


Description: Word: Sets the condition codes N and Z according to the contents of the destination address
 Byte: Same

Example: TST R1

	Before		After
(R1) =	012340	(R1) =	012340
	NZVC		NZVC
	0011		0000

arithmetic shift right


#062DD



Operation: (dst) ← (dst) shifted one place to the right

Condition Codes: N: set if the high-order bit of the result is set (result < 0); cleared otherwise
 Z: set if the result = 0; cleared otherwise
 V: loaded from the Exclusive OR of the N-bit and C-bit (as set by the completion of the shift operation)
 C: loaded from low-order bit of the destination

Description: Word: Shifts all bits of the destination right one place. Bit 15 is replicated. The C-bit is loaded from bit 0 of the destination.
 ASR performs signed division of the destination by two.
 Word:



Shifts

Scaling data by factors of two is accomplished by the shift instructions:

ASR - Arithmetic shift right

ASL - Arithmetic shift left

The sign bit (bit 15) of the operand is replicated in shifts to the right. The low order bit is filled with 0 in shifts to the left. Bits shifted out of the C bit, as shown in the following examples, are lost.


Rotates

The rotate instructions operate on the destination word and the C bit as though they formed a 17-bit circular buffer. These instructions facilitate sequential bit testing and detailed bit manipulation.

ASL ASLB

arithmetic shift left


#063DD




Operation: (dst) ← (dst) shifted one place to the left

Condition Codes: N: set if high-order bit of the result is set (result < 0); cleared otherwise
 Z: set if the result = 0; cleared otherwise
 V: loaded with the exclusive OR of the N bit and C-bit (as set by the completion of the shift operation)
 C: loaded with the high-order bit of the destination

Description: Word: Shifts all bits of the destination left one place. Bit 0 is loaded with an 0. The C bit of the status word is loaded from the most significant bit of the destination. ASL performs a signed multiplication of the destination by 2 with overflow indication.
 Word:




Byte:



ROR RORB

rotate right

#060DD




Condition Codes: N: set if the high-order bit of the result is set (result < 0); cleared otherwise
 Z: set if all bits of result = 0; cleared otherwise
 V: loaded with the Exclusive OR of the N-bit and C bit (as set by the completion of the rotate operation)
 C: loaded with the low-order bit of the destination


Description: Rotates all bits of the destination right one place. Bit 0 is loaded into the C-bit and the previous contents of the C bit are loaded into bit 15 of the destination.
 Byte: Same

Example:


Word:



Byte:




ROL ROLB



Condition Codes: N: set if the high-order bit of the destination is set (result < 0); cleared otherwise
 Z: set if all bits of the destination = 0; cleared otherwise
 V: loaded with the Exclusive OR of the N-bit and C-bit (as set by the completion of the rotate operation)
 C: loaded with the high-order bit of the destination

Description: Word: Rotate all bits of the destination left one place. Bit 15 is loaded into the C-bit of the status word and the previous contents of the C-bit are loaded into Bit 0 of the destination.
 Byte: Same


Example:



SWAB

swap bytes

#0030D



Operation: Byte 1/Byte 0 ← Byte 0/Byte 1

Condition Codes: N: set if high-order bit of low-order byte (bit 7) of result is set; cleared otherwise
 Z: set if low-order byte of result = 0; cleared otherwise
 V: cleared
 C: cleared

Description: Exchanges high-order byte and low order byte of the destination word (destination must be a word address).

Example:


SWAB R1

	Before	After
(R1) =	077777	177577
	NZVC	NZVC
	1111	0000

Multiple Precision

It is sometimes necessary to do arithmetic on operands considered as multiple words or bytes. The PDP-11 makes special provision for such operations with the instructions ADC (Add Carry) and SBC (Subtract Carry) and their byte equivalents.

For example two 16-bit words may be combined into a 32-bit double precision word and added or subtracted as shown below:



Example:

The addition of -1 and -1 could be performed as follows:

$$-1 = 3777777777$$

$$(R1) = 177777 \quad (R2) = 177777 \quad (R3) = 177777 \quad (R4) = 177777$$


```
ADD R1,R2
ADC R3
ADD R4,R3
```

1. After (R1) and (R2) are added, 1 is loaded into the C bit
2. ADC instruction adds C bit to (R3); (R3) = 0
3. (R3) and (R4) are added
4. Result is 3777777776 or -2

ADC ADCB.

add carry

#0550D



Operation: (dst) ← (dst) + (C)

Condition Codes: N: set if result < 0; cleared otherwise
 Z: set if result = 0; cleared otherwise
 V: set if (dst) was 077777 (word) or 200 (byte) and (C) was 1; cleared otherwise
 C: set if (dst) was 177777 (word) or 377 (byte) and (C) was 1; cleared otherwise

Description: Adds the contents of the C-bit into the destination. This permits the carry from the addition of the low-order words to be carried into the high-order result.
 Byte: Same

Example: Double precision addition may be done with the following instruction sequence:
 ADD A0,B0 ; add low-order parts
 ADC B1 ; add carry into high-order
 ADD A1,B1 ; add high-order parts

SBC SBCB

subtract carry

#0560D



Operation: (dst) \leftarrow (dst)-(C)

Condition Codes: N: set if result 0; cleared otherwise
 Z: set if result 0; cleared otherwise
 V: set if (dst) was 100000 (word) or 200 (byte) cleared otherwise
 C: set if (dst) was 0 and C was 1; cleared otherwise

Description: Word: Subtracts the contents of the C bit from the destination. This permits the carry from the subtraction of two low-order words to be subtracted from the high order part of the result.
 Byte: Same

Example: Double precision subtraction is done by:


```
SUB A0.B0
SBC B1
SUB A1.B1
```

SXT

Used in the PDP-11/34, 11/45 and 11/55

sign extend

0067DD



Operation: (dst) \leftarrow 0 if N bit is clear
 (dst) \leftarrow -1 if N bit is set


Condition Codes: N: unaffected
 Z: set if N bit clear
 V: cleared
 C: unaffected

Description: If the condition code bit N is set then a -1 is placed in the destination operand; if N bit is clear, then a 0 is placed in the destination operand. This instruction is particularly useful in multiple precision arithmetic because it permits the sign to be extended through multiple words.

MFPS

move byte from processor status word

106700



Operation: (dst) ← PS <0:7>
dst lower 8 bits

Condition Code Bits:

- N = set if PS bit 7 = 1; cleared otherwise
- Z = set if PS <0:7> = 0; cleared otherwise
- V = cleared
- C = not affected


Description: The 8 bit contents of the PS are moved to the effective destination. If destination is mode 0, PS bit 7 is sign extended through the upper byte of the register. The destination operand address is treated as a byte address.

Example:

MFPS RO

before RO [000014] PS [000014]

after RO [000014] PS [000014]



000014


000014

280B
280B
280

MTPS

move byte to processor status word


106455



Operation: PS <0:7> ← (SRC)

Condition Codes: Set according to effective SRC operand bits 0-3.

Description: The 8 bits of the effective operand replaces the current contents of the PS <0:7>. The source operand address is treated as a byte address. Note that the T bit (PS bit 4) cannot be set with this instruction. The SRC operand remains unchanged. This instruction can be used to change the priority bits (PS <5:7>) in the PS.



000014

000014

000014

280B
280B


4.5 DOUBLE OPERAND INSTRUCTIONS

Double operand instructions provide an instruction (and time) saving facility since they eliminate the need for "load" and "save" sequences such as those used in accumulator-oriented machines.

MOV MOVB

move source to destination

#ISSOD



Operation: (dst) \leftarrow (src)

Condition Codes: N: set if (src) < 0; cleared
Z: set if (src) = 0; cleared
V: cleared
C: not affected


Description: Word: Moves the source operand to the destination location. The previous contents of the destination are lost. The contents of the source address are not affected.
Byte: Same as MOV. The MOVB to a register (unique among byte instructions) extends the most significant bit of the low order byte (sign extension). Otherwise MOVB operates on bytes exactly as MOV operates on words.

Example: MOV XXX,R1 ; loads Register 1 with the contents of memory location; XXX represents a programmer-defined mnemonic used to represent a memory location
MOV #20,R0 ; loads the number 20 into Register 0; "#" indicates that the value 20 is the operand
MOV @#20,-(R6) ; pushes the operand contained in location 20 onto the stack
MOV (R6)+,@#177566 ; pops the operand off the stack and moves it into memory location 177566 (terminal print buffer)
MOV R1,R3 ; performs an inter register transfer
MOVB @#177562,@#177566 ; moves a character from terminal keyboard buffer to terminal printer buffer

CMP CMPB

compare src to dst

#25500



Operation: (src)-(dst)


Condition Codes: N: set if result < 0; cleared otherwise
Z: set if result = 0; cleared otherwise
V: set if there was arithmetic overflow; that is, operands were of opposite signs and the sign of the destination was the same as the sign of the result; cleared otherwise
C: cleared if there was a carry from the most significant bit of the result; set otherwise

Description: Compares the source and destination operands and sets the condition codes, which may then be used for arithmetic and logical conditional branches. Both operands are unaffected. The only action is to set the condition codes. The compare is customarily followed by a conditional branch instruction. Note that unlike the subtract instruction the order of operation is (src)-(dst), not (dst)-(src).

ADD

add src to dst

065500



Operation: (dst)=(src) + (dst)

Condition Codes: N: set if result < 0; cleared otherwise
Z: set if result = 0; cleared otherwise
V: set if there was arithmetic overflow as a result of the operation; that is both operands were of the same sign and the result was of the opposite sign; cleared otherwise
C: set if there was a carry from the most significant bit of the result; cleared otherwise

Description: Adds the source operand to the destination operand and stores the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. Two's complement addition is performed.


Examples: Add to register: ADD R0,R0
Add to memory: ADD R1,XXX
Add register to register: ADD R1,R2
Add memory to memory: ADD@ # 17750,XXX

XXX is a programmer-defined mnemonic for a memory location.

SUB

subtract src from dst

16SSDD



Operation: $(dst) \leftarrow (dst) - (src)$

Condition Codes: N: set if result < 0; cleared otherwise
 Z: set if result = 0; cleared otherwise
 V: set if there was arithmetic overflow as a result of the operation, that is if operands were of opposite signs and the sign of the source was the same as the sign of the result; cleared otherwise
 C: cleared if there was a carry from the most significant bit of the result; set otherwise

Description: Subtracts the source operand from the destination operand and leaves the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. In double-precision arithmetic the C-bit, when set, indicates a "borrow".


Example: SUB R1,R2

	Before	After
(R1) =	011111	011111
(R2) =	012345	001234
	NZVC	NZVC
	1111	0000

Logical

These instructions have the same format as the double operand arithmetic group. They permit operations on data at the bit level.

BIT BITB



Operation: (src) A (dst)


Condition Codes: N: set if high-order bit of result set; cleared otherwise
 Z: set if result = 0; cleared otherwise
 V: cleared
 C: not affected

Description: Performs logical "and" comparison of the source and destination operands and modifies condition codes accordingly. Neither the source nor destination operands are affected. The BIT instruction may be used to test whether any of the corresponding bits that are set in the destination are also set in the source or whether all corresponding bits set in the destination are clear in the source.

Example: BIT #30,R3 ; test bits 3 and 4 of R3 to see
 ; if both are off

(30)=0 000 000 000 011 000

BIC BICB



Operation: (dst)=~(src).(dst)

Condition Codes: N: set if high order bit of result set; cleared otherwise
 Z: set if result = 0; cleared otherwise
 V: cleared
 C: not affected

Description: Clears each bit in the destination that corresponds to a set bit in the source. The original contents of the destination are lost. The contents of the source are unaffected.


Example: BIC R3,R4

	Before	After
(R3) =	001234	(R3) = 001234
(R4) =	001111	(R4) = 000101
	NZVC	NZVC
	1111	0001

Before: (R3)=0 000 001 010 011 100
 (R4)=0 000 001 001 001 001

After: (R4)=0 000 000 001 000 001

BIS BISB



Operation: $(dst) \leftarrow (src) \vee (dst)$

Condition Codes: N: set if high-order bit of result set, cleared otherwise
 Z: set if result = 0, cleared otherwise
 V: cleared
 C: not affected


Description: Performs "inclusive OR" operation between the source and destination operands and leaves the result at the destination address; that is, corresponding bits set in the source are set in the destination. The contents of the destination are lost.

Example: BIS R0,R1

	Before	After
	(R0) = 001234	(R0) = 001234
	(R1) = 001111	(R1) = 001335
	N Z V C	N Z V C
	0 0 0 0	0 0 0 0
Before:	(R0)=0 000 001 010 011 100	
	(R1)=0 000 001 001 001 001	
After:	(R1)=0 000 001 011 011 101	

XOR

Used in the PDP-11/34, 11/45 and 11/55



Operation: $(dst) \leftarrow R \vee (dst)$

Condition Codes: N: set if the result < 0, cleared otherwise
 Z: set if result = 0, cleared otherwise
 V: cleared
 C: unaffected

Description: The exclusive OR of the register and destination operand is stored in the destination address. Contents of register are unaffected. Assembler format is: XOR R,D

Example: XOR R0,R2

	Before	After
	(R0) = 001234	(R0) = 001234
	(R2) = 001111	(R2) = 000325
Before:	(R0)=0 000 001 010 011 100	
	(R2)=0 000 001 001 001 001	
After:	(R2)=0 000 000 011 010 101	

4.6 PROGRAM CONTROL INSTRUCTIONS

Branches

The instruction causes a branch to a location defined by the sum of the offset (multiplied by 2) and the current contents of the Program Counter if:

- a) the branch instruction is unconditional
- b) it is conditional and the conditions are met after testing the condition codes (status word)

The offset is the number of words from the current contents of the PC. Note that the current contents of the PC point to the word following the branch instruction.

Although the PC expresses a byte address, the offset is expressed in words. The offset is automatically multiplied by two to express bytes before it is added to the PC. Bit 7 is the sign of the offset. If it is set, the offset is negative and the branch is done in the backward direction. Similarly if it is not set, the offset is positive and the branch is done in the forward direction.

The 8 bit offset allows branching in the backward direction by 200 words (400 bytes) from the current PC, and in the forward direction by 177 words (376 bytes) from the current PC.


The PDP-11 assembler handles address arithmetic for the user and computes and assembles the proper offset field for branch instructions in the form:

Bxx loc

Where "Bxx" is the branch instruction and "loc" is the address to which the branch is to be made. The assembler gives an error indication in the instruction if the permissible branch range is exceeded. Branch instructions have no effect on condition codes.

branch (unconditional)

000400 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$

Description: Provides a way of transferring program control within a range of -128 to +127 words with a one word instruction.

New PC address = updated PC + (2 X offset)


Updated PC = address of branch instruction + 2

Example: With the Branch instruction at location 500, the following offsets apply.

New PC Address	Offset Code	Offset (decimal)
474	375	-3
476	376	-2
500	377	-1
502	000	0
504	001	+1
506	002	+2

BNE

branch if not equal (to zero) 001000 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $Z = 0$

Condition Codes: Unaffected

Description: Tests the state of the Z bit and causes a branch if the Z bit is clear. BNE is the complementary operation to BEQ. It is used to test inequality following a CMP, to test that some bits set in the destination were also in the source, following a BIT, and generally, to test that the result of the previous operation was not zero.

Example: `CMP A,B ; compare A and B`
`BNE C ; branch if they are not equal`

will branch to C if $A \neq B$


and the sequence

`ADD A,B ; add A to B`
`BNE C ; Branch if the result is not equal to 0`

will branch to C if $A + B \neq 0$

BEQ

branch if equal (to zero) 001400 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $Z = 1$

Condition Codes: Unaffected

Description: Tests the state of the Z bit and causes a branch if Z is set. As an example, it is used to test equality following a CMP operation, to test that no bits set in the destination were also set in the source following a BIT operation, and generally, to test that the result of the previous operation was zero.


Example: `CMP A,B ; compare A and B`
`BEQ C ; branch if they are equal`

will branch to C if $A = B$ ($A - B = 0$)
and the sequence

`ADD A,B ; add A to B`
`BEQ C ; branch if the result = 0`

will branch to C if $A + B = 0$.


BPL



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $N = 0$

Description: Tests the state of the N -bit and causes a branch if N is clear, (positive result).

BMI



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $N = 1$


Condition Codes: Unaffected

Description: Tests the state of the N -bit and causes a branch if N is set. It is used to test the sign (most significant bit) of the result of the previous operation, branching if negative.

BVC

branch if overflow is clear

102000 Plus offset




Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $V = 0$

Description: Tests the state of the V bit and causes a branch if the V bit is clear. BVC is complementary operation to BVS.

BVS

branch if overflow is set

102400 Plus offset




Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $V = 1$

Description: Tests the state of V bit (overflow) and causes a branch if the V bit is set. BVS is used to detect arithmetic overflow in the previous operation.

BCC

branch if carry is clear

103000 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $C = 0$

Description: Tests the state of the C-bit and causes a branch if C is clear. BCC is the complementary operation to BCS

BCS

branch if carry is set

103400 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $C = 1$

Description: Tests the state of the C-bit and causes a branch if C is set. It is used to test for a carry in the result of a previous operation.

Signed Conditional Branches

Particular combinations of the condition code bits are tested with the signed conditional branches. These instructions are used to test the results of instructions in which the operands were considered as signed (two's complement) values.


Note that the sense of signed comparisons differs from that of unsigned comparisons in that in signed 16-bit, two's complement arithmetic the sequence of values is as follows.

largest	077777
	077776
positive	
	000001
	000000
	177777
	177776
negative	
	100001
smallest	100000

whereas in unsigned 16-bit arithmetic the sequence is considered to be

highest	177777
	000002
	000001
lowest	000000

branch if greater than or equal (to zero) 002000 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $N = V = 0$

Description: Causes a branch if N and V are either both clear or both set. BGE is the complementary operation to BLT. Thus BGE will always cause a branch when it follows an operation that caused addition of two positive numbers. BGE will also cause a branch on a zero result.

BLT

branch if less than (zero)

002400 Plus offset




Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $N \oplus V = 1$

Description: Causes a branch if the "Exclusive Or" of the N and V bits are 1. Thus BLT will always branch following an operation that added two negative numbers, even if overflow occurred. In particular, BLT will always cause a branch if it follows a CMP instruction operating on a negative source and a positive destination (even if overflow occurred). Further, BLT will never cause a branch when it follows a CMP instruction operating on a positive source and negative destination. BLT will not cause a branch if the result of the previous operation was zero (without overflow).

BGT

branch if greater than (zero)

003000 Plus offset




Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $Z \vee (N \oplus V) = 0$

Description: Operation of BGT is similar to BGE, except BGT will not cause a branch on a zero result.

BLE

branch if less than or equal (to zero) 003400 Plus offset



Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $Z \vee (N \vee V) = 1$


Description: Operation is similar to BLT but in addition will cause a branch if the result of the previous operation was zero.

Unsigned Conditional Branches
The Unsigned Conditional Branches provide a means for testing the result of comparison operations in which the operands are considered as unsigned values.

BHI

branch if higher

101000 Plus offset



Operation: $PC = PC + (2 \times \text{offset})$ if $C=0$ and $Z=0$

Description: Causes a branch if the previous operation caused neither a carry nor a zero result. This will happen in comparison (CMP) operations as long as the source has a higher unsigned value than the destination.

BLOS

branch if lower or same

101400 Plus offset




Operation: $PC = PC + (2 \times \text{offset})$ if $C \vee Z = 1$

Description: Causes a branch if the previous operation caused either a carry or a zero result. BLOS is the complementary operation to BHI. The branch will occur in comparison operations as long as the source is equal to, or has a lower unsigned value than the destination.

BHIS

branch if higher or same

103000 Plus offset




Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $C = 0$

Description: BHIS is the same instruction as BCC. This mnemonic is included only for convenience.

BLO

branch if lower

103400 Plus offset




Operation: $PC \leftarrow PC + (2 \times \text{offset})$ if $C = 1$

Description: BLO is same instruction as BCS. This mnemonic is included only for convenience.

JMP

jump

000100



Operation: PC←(dsI)

Condition Codes: not affected

Description: JMP provides more flexible program branching than provided with the branch instructions. Control may be transferred to any location in memory (no range limitation) and can be accomplished with the full flexibility of the addressing modes, with the exception of register mode 0. Execution of a jump with mode 0 will cause an "illegal instruction" condition. (Program control cannot be transferred to a register.) Register deferred mode is legal and will cause program control to be transferred to the address held in the specified register. Note that instructions are word data and must therefore be fetched from an even-numbered address. A "boundary error" trap condition will result when the processor attempts to fetch an instruction from an odd address.

Deferred index mode JMP instructions permit transfer of control to the address contained in a selectable element of a table of dispatch vectors.


Subroutine Instructions

The subroutine call in the PDP-11 provides for automatic nesting of subroutines, reentrancy, and multiple entry points. Subroutines may call other subroutines (or indeed themselves) to any level of nesting without making special provision for storage or return addresses at each level of subroutine call. The subroutine calling mechanism does not modify any fixed location in memory, thus providing for reentrancy. This allows one copy of a subroutine to be shared among several interrupting processes. For more detailed description of subroutine programming see Chapter 5.

JSR

Jump to subroutine

004R0D



Operation: $\uparrow(SP) \leftarrow reg$ (push reg contents onto processor stack)
 $reg \leftarrow PC$ (PC holds location following JSR; this address now put in reg)
 $PC \leftarrow (dst)$ (PC now points to subroutine destination)

Description: In execution of the JSR, the old contents of the specified register (the "LINKAGE POINTER") are automatically pushed onto the processor stack and new linkage information placed in the register. Thus subroutines nested within subroutines to any depth may all be called with the same linkage register. There is no need either to plan the maximum depth at which any particular subroutine will be called or to include instructions in each routine to save and restore the linkage pointer. Further, since all linkages are saved in a reentrant manner on the processor stack execution of a subroutine may be interrupted, the same subroutine reentered and executed by an interrupt service routine. Execution of the initial subroutine can then be resumed when other requests are satisfied. This process (called nesting) can proceed to any level.

A subroutine called with a JSR reg,dst instruction can access the arguments following the call with either autoincrement addressing, $(reg) +$, (if arguments are accessed sequentially) or by indexed addressing, $X(reg)$, (if accessed in random order). These addressing modes may also be deferred, $@(reg) +$ and $@X(reg)$ if the parameters are operand addresses rather than the operands themselves.

JSR PC, dst is a special case of the PDP-11 subroutine call suitable for subroutine calls that transmit parameters through the general registers. The SP and the PC are the only registers that may be modified by this call.


Another special case of the JSR instruction is JSR PC, $@(SP) +$ which exchanges the top element of the processor stack and the contents of the program counter. Use of this instruction allows two routines to swap program control and resume operation when recalled where they left off. Such routines are called "co-routines."

Return from a subroutine is done by the RTS instruction. RTS reg loads the contents of reg into the PC and pops the top element of the processor stack into the specified register.


Example:

JSR R5, SBR

Before:




After:




MARK

Used in the PDP-11/34, 11/45 and 11/55




RTS

return from subroutine 00020R



Operation: PC ← reg
reg ← (SP) + 1

Description: Loads contents of reg into PC and pops the top element of the processor stack into the specified register. Return from a non-reentrant subroutine is typically made through the same register that was used in its call. Thus, a subroutine called with a JSR PC, dst exits with a RTS PC and a subroutine called with a JSR R5, dst, may pick up parameters with addressing modes (R5)+, X(R5), or @X(R5) and finally exits with an RTS R5



Operation: SP ← PC + 2nn
PC ← R5
R5 ← (SP) + 1

nn = number of parameters

Condition Codes: unaffected


Description: Used as part of the standard PDP-11 subroutine return convention. MARK facilitates the stack clean up procedures involved in subroutine exit. Assembler format is: MARK N

Example:

```

MOV R5, -(SP) ;place old R5 on stack
MOV P1, -(SP) ;place N parameters
MOV P2, -(SP) ;on the stack to be
                ;used there by the
                ;subroutine
MOV PN, -(SP) ;places the instruction
MOV @MARKN, -(SP) ;MARK N on the stack
MOV SP, R5 ;set up address at Mark N in
                ;struction
JSR PC, SUB ;jump to subroutine
    
```

At this point the stack is as follows:



And the program is at the address SUB which is the beginning of the subroutine

execution of the subroutine is set

RTS R5 (the return begins: this causes

the contents of R5 to be placed in the PC which then results in the execution of the instruction MARK N. The contents of old PC are placed in R5

MARK N causes (1) the stack pointer to be adjusted to point to the old R5 value; (2) the value now in R5 (the old PC) to be placed in the PC; and (3) contents of the (the old R5) to be popped into R5 thus completing the return from subroutine

SOB

Used in the PDP-11/34, 11/45 and 11/55

subtract one and branch (if $\neq 0$) 077R00 Plus offset



Operation: $R \leftarrow R - 1$ if this result $\neq 0$ then $PC \leftarrow PC - (2 + \text{offset})$

Condition Codes: unaffected

Description: The register is decremented if it is not equal to 0. twice the offset is subtracted from the PC (now pointing to the following word). The offset is interpreted as a sixbit positive number. This instruction provides a fast, efficient method of loop control. Assembler syntax is:


SOB R,A

Where A is the address to which transfer is to be made if the decremented R is not equal to 0. Note that the SOB instruction can not be used to transfer control in the forward direction.

SPL

Used in the PDP-11/45 and 11/55

Set Priority Level 00023N



Operation: PS (bits 7-5) ← Priority (priority = n n n)

Condition Codes: not affected

Description: The least significant three bits of the instruction are loaded into the Program Status Word (PS) bits 7-5 thus causing a changed priority. The old priority is lost.

Assembler syntax is: SPL N

Note: This instruction is a no op in User and Supervisor modes.


Traps

Trap instructions provide for calls to emulators, I/O monitors, debugging packages, and user-defined interpreters. A trap is effectively an interrupt generated by software. When a trap occurs the contents of the current Program Counter (PC) and Program Status Word (PS) are pushed onto the processor stack and replaced by the contents of a two-word trap vector containing a new PC and new PS. The return sequence from a trap involves executing an RTI or RTT instruction which restores the old PC and old PS by popping them from the stack. Trap vectors are located at permanently assigned fixed addresses.

EMT

emulator trap

104000—104377




Operation: $\uparrow(SP) \leftarrow PS$
 $\uparrow(SP) \leftarrow PC$
 $PC \leftarrow (30)$
 $PS \leftarrow (32)$

Condition Codes: N: loaded from trap vector
 Z: loaded from trap vector
 V: loaded from trap vector
 C: loaded from trap vector

Description: All operation codes from 104000 to 104377 are EMT instructions and may be used to transmit information to the emulating routine (e.g., function to be performed). The trap vector for EMT is at address 30. The new PC is taken from the word at address 30; the new central processor status (PS) is taken from the word at address 32.


Caution: EMT is used frequently by DEC system software and is therefore not recommended for general use.



TRAP

trap

104400—104777



Operation: $\uparrow(SP) \leftarrow PS$
 $\uparrow(SP) \leftarrow PC$
 $PC \leftarrow (34)$
 $PS \leftarrow (36)$

Condition Codes: N: loaded from trap vector
Z: loaded from trap vector
V: loaded from trap vector
C: loaded from trap vector

Description: Operation codes from 104400 to 104777 are TRAP instructions. TRAPs and EMTs are identical in operation, except that the trap vector for TRAP is at address 34.

Note: Since DEC software makes frequent use of EMT, the TRAP instruction is recommended for general use.

BPT

breakpoint trap

000003



Operation: $\uparrow(SP) \leftarrow PS$
 $\uparrow(SP) \leftarrow PC$
 $PC \leftarrow (14)$
 $PS \leftarrow (16)$


Condition Codes: N: loaded from trap vector
Z: loaded from trap vector
V: loaded from trap vector
C: loaded from trap vector

Description: Performs a trap sequence with a trap vector address of 14. Used to call debugging aids. The user is cautioned against employing code 000003 in programs run under these debugging aids.
(no information is transmitted in the low byte.)

IOT

input/output trap

000004



Operation: $\Psi(SP) \leftarrow PS$
 $\Psi(SP) \leftarrow PC$
 $PC \leftarrow (20)$
 $PS \leftarrow (22)$


Condition Codes: N: loaded from trap vector
 Z: loaded from trap vector
 V: loaded from trap vector
 C: loaded from trap vector

Description: Performs a trap sequence with a trap vector address of 20. Used to call the I/O Executive routine IOX in the paper tape software system, and for error reporting in the Disk Operating System. (no information is transmitted in the low byte)

RTI

return from interrupt

000002



Operation: $PC \leftarrow (SP)_{16}$
 $PS \leftarrow (SP)_4$

Condition Codes: N: loaded from processor stack
 Z: loaded from processor stack
 V: loaded from processor stack
 C: loaded from processor stack


Description: Used to exit from an interrupt or TRAP service routine. The PC and PS are restored (popped) from the processor stack

RTT

Used in the PDP-11/34, 11/45 and 11/55

return from interrupt

000006



Operation: PC ← (SP) + 4
PS ← (SP) + 4

Condition Codes: N: loaded from processor stack
Z: loaded from processor stack
V: loaded from processor stack
C: loaded from processor stack

Description: This is the same as the RTI instruction except that it inhibits a trace trap, while RTI permits a trace trap. If a trace trap is pending, the first instruction after the RTT will be executed prior to the next "T" trap. In the case of the RTI instruction the "T" trap will occur immediately after the RTI.

Reserved Instruction Traps - These are caused by attempts to execute instruction codes reserved for future processor expansion (reserved instructions) or instructions with illegal addressing modes (illegal instructions). Order codes not corresponding to any of the instructions described are considered to be reserved instructions. JMP and JSR with register mode destinations are illegal instructions. Reserved and illegal instruction traps occur as described under EMT, but trap through vectors at addresses 10 and 4 respectively.

Stack Overflow Trap

Bus Error Traps - Bus Error Traps are:

1. **Boundary Errors** - attempts to reference instructions or word operands at odd addresses.
2. **Time-Out Errors** - attempts to reference addresses on the bus that made no response within a certain length of time. In general, these are caused by attempts to reference non-existent memory, and attempts to reference non-existent peripheral devices.

Bus error traps cause processor traps through the trap vector address 4

Trace Trap - Trace Trap enables bit 4 of the PS and causes processor traps at the end of instruction executions. The instruction that is executed after the instruction that set the T-bit will proceed to completion and then cause a processor trap through the trap vector at address 14. Note that the trace trap is a system debugging aid and is transparent to the general programmer.

The following are special cases and are detailed in subsequent paragraphs

1. The traced instruction cleared the T-bit.
2. The traced instruction set the T-bit.
3. The traced instruction caused an instruction trap.
4. The traced instruction caused a bus error trap.
5. The traced instruction caused a stack overflow trap.
6. The process was interrupted between the time the T-bit was set and the fetching of the instruction that was to be traced.
7. The traced instruction was a WAIT.
8. The traced instruction was a HALT.
9. The traced instruction was a Return from Trap.

Note: The traced instruction is the instruction after the one that sets the T-bit.

An instruction that cleared the T-bit - Upon fetching the traced instruction an internal flag, the trace flag, was set. The trap will still occur at the end of execution of this instruction. The stacked status word, however, will have a clear T-bit.

An instruction that set the T-bit - Since the T-bit was already set, setting it again has no effect. The trap will occur.

An instruction that caused an Instruction Trap. The instruction trap is sprung and the entire routine for the service trap is executed. If the service routine exits with an RTI or in any other way restores the stacked status word, the T-bit is set again, the instruction following the traced instruction is executed and, unless it is one of the special cases noted above, a trace trap occurs.

An instruction that caused a Bus Error Trap. This is treated as an Instruction Trap. The only difference is that the error service is not as likely to exit with an RTI, so that the trace trap may not occur.

An instruction that caused a stack overflow. The instruction completes execution as usual—the Stack Overflow does not cause a trap. The Trace Trap Vector is loaded into the PC and PS, and the old PC and PS are pushed onto the stack. Stack Overflow occurs again, and this time the trap is made.

An interrupt between setting of the T-bit and fetch of the traced instruction. The entire interrupt service routine is executed and then the T-bit is set again by the exiting RTI. The traced instruction is executed (if there have been no other interrupts) and, unless it is a special case noted above, causes a trace trap.

Note that interrupts may be acknowledged immediately after the loading of the new PC and PS at the trap vector location. To lock out all interrupts, the PS at the trap vector should raise the processor priority to level 7.

A WAIT. The trap occurs immediately.

A HALT. The processor halts. When the continue key on the console is pressed, the instruction following the HALT is fetched and executed. Unless it is one of the exceptions noted above, the trap occurs immediately following execution.

A Return from Trap. The return from trap instruction either clears or sets the T-bit. It inhibits the trace trap. If the T-bit was set and RTI is the traced instruction the trap is delayed until completion of the next instruction.

Power Failure Trap. is a standard PDP-11 feature. Trap occurs whenever the AC power drops below 95 volts or outside 47 to 63 Hertz. Two milliseconds are then allowed for power down processing. Trap vector for power failure is at locations 24 and 26.

Trap priorities. In case multiple processor trap conditions occur simultaneously the following order of priorities is observed (from high to low):

11/04

1. Odd Address
2. Timeout
3. Trap Instructions
4. Trace Trap
5. Power Failure

11/34

1. Odd Address
2. Memory Management Violation
3. Timeout
4. Parity Error
5. Trap Instruction
6. Trace Trap
7. Stack Overflow
8. Power Fail
9. Interrupt
10. HALT From Console

11/45, 11/55


1. Odd Address
2. Fatal Stack Violation
3. Segment Violation
4. Timeout
5. Parity Error
6. Console Flag
7. Segment Management Trap
8. Warning Stack Violation
9. Power Failure

The details on the trace trap process have been described in the trace trap operational description which includes cases in which an instruction being traced causes a bus error, instruction trap, or a stack overflow trap.

If a bus error is caused by the trap process handling instruction traps, trace traps, stack overflow traps, or a previous bus error, the processor is halted.

If a stack overflow is caused by the trap process in handling bus errors, instruction traps, or trace traps, the process is completed and then the stack overflow trap is sprung.

HALT




Condition Codes: not affected

Description: Causes the processor operation to cease. The console is given control of the bus. The console data lights display the contents of R0; the console address lights display the address after the halt instruction. Transfers on the UHIBUS are terminated immediately. The PC points to the next instruction to be executed. Pressing the continue key on the console causes processor operation to resume. No WAIT signal is given.

Note: A halt issued in a trap.

WAIT




Condition Codes: not affected

Description: Provides a way for the processor to relinquish use of the bus while it waits for an external interrupt. Having been given a WAIT command, the processor will not compete for bus use by fetching instructions or operands from memory. This permits higher transfer rates between a device and memory, since no processor-induced latencies will be encountered by bus requests from the device. In WAIT, as in all instructions, the PC points to the next instruction following the WAIT operation. Thus when an interrupt causes the PC and PS to be pushed onto the processor stack, the address of the next instruction following the WAIT is saved. The exit from the interrupt routine (i.e. execution of an RTI instruction) will cause resumption of the interrupted process at the instruction following the WAIT.

RESET

reset external bus

000005



Condition Codes: not affected


Description: Sends INIT on the UNIBUS. All devices on the UNIBUS are reset to their state at power up.

Condition Code Operators

CLN	SEN
CLZ	SEZ
CLV	SEV
CLC	SEC
CCC	SCC

condition code operators

0002XX



Description: Set and clear condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (Bits 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator. i.e. set the bit specified by bit 0, 1, 2 or 3, if bit 4 is a 1. Clear corresponding bits if bit 4 = 0.

Mnemonic	Operation	OP Code
CLC	Clear C	000241
CLV	Clear V	000242
CLZ	Clear Z	000244
CLN	Clear N	000250
SEC	Set C	000261
SEV	Set V	000262
SEZ	Set Z	000264
SEN	Set N	000270
SCC	Set all CC's	000277
CCC	Clear all CC's	000257
	Clear V and C	000243
NOP	No Operation	000240

33

Combinations of the above set or clear operations may be ORed together to form combined instructions.



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO V: MANEJO DE SUBROUTINAS

DR. ADOLFO GUZMAN A.
JULIO-79



4**PROGRAMMING TECHNIQUES**

Mastery of a basic instruction set is the first step in learning to program. The next step is to learn to use the instruction set to obtain correct results and to obtain them efficiently. This is best done by studying the following programming techniques. Examples, which should further familiarize the reader with the total instruction set and its use, are given to illustrate each technique.

4.1. POSITION-INDEPENDENT PROGRAMMING

Most programs written to run on a computer are written so as to occupy specified memory locations (e.g., the current location counter is used to define the location of the first instruction). Such programs are said to be absolute or *position-dependent programs*. However, it is sometimes desirable to have a standard program which is available to many different users. Since it will not be known a priori where the standard programs are to be loaded, it is necessary to be able to load the program into different areas of core and to run it there. There are several ways to do this:

1. Reassemble the program at the desired location.
2. Use a relocating loader which accepts specially coded binary from a relocatable assembler.
3. Have the program relocate itself after it is loaded.
4. Write a program that is *position-independent*.

On small machines, reassembly is often performed. When the required core is available, a relocating loader (usually called a *linking loader*) is

2

preferable. It generally is not economical to have a program relocate itself, since hundreds or thousands of addresses may need adjustment. Writing position-independent code is usually not possible because of the structure of the addressing of the object machine. However, on the PDP-11, position-independent code (PIC) is possible.

PIC is achieved on the PDP-11 by using addressing modes which form an effective memory address relative to the program counter (PC). Thus, if an instruction and its object(s) are moved in such a way that the relative distance between them is not altered, the same offset relative to the PC can be used in all positions in memory. Thus PIC usually references locations relative to the current location. PIC programs may make absolute references as long as the locations referenced stay in the same place while the PIC program is relocated.

4.1.1. Position-Independent Modes

There are three position-independent modes or forms of instructions. They are:

1. *Branches*: the conditional branches, as well as the unconditional branch, BR, are position-independent, since the branch address is computed as an offset to the PC.

2. *Relative memory references*: any relative memory reference of the form

```

    CLP    X
    MOV    X, Y
    LR     X
  
```

is position-independent because the assembler assembles it as an offset indexed by the PC. The offset is the difference between the referenced location and the PC. For example, assume that the instruction CLR 200 is at address 100:

Line Number	Address	Contents	Symbolic Instruction	Comments
1	000100	005067 000074	CLR 200	;FIRST WORD OF INSTRUCTION ;OFFSET=200-100;

The offset is added to the PC. The PC contains 104, which is the address of the word following the offset (the second word of this two-word instruction). Note that although the form CLR X is position-independent, the form CLR @X is not. We may see this when we consider the following:

Line Number	Address	Contents	Label	Symbolic Instruction	Comments
1	001000	005077 000774	S:	CLR @X	:CLEAR LOCATION A
2.	002000	003000	X:	:WORD A	:POINTER TO A
3.	003000	000000	A:	:WORD 0	

The contents of location X are used as the address of the operand, which is symbolically labeled A. The value stored at location X is the absolute address of the symbolic location A rather than the relative address or offset between location X and A. Thus, if all the code is relocated after assembly, the contents of location X must be altered to reflect the fact that location A now stands for a new absolute address.† If A, however, was the name associated with a fixed, absolute location, statements S and X could be relocated because now it is important for A to remain fixed. Thus the following code is position-independent:

Line Number	Address	Contents	Label	Symbolic Instruction	Comments
1		000036		A = 36	:FIXED ADDRESS OF 36
2	001000	005077 000774	S:	CLR @X	:CLEAR LOCATION A
3	002000	000036	X:	:WORD A	:POINTER TO A

3. *Immediate operands:* the assembler addressing form #X specifies immediate data; that is, the operand is in the instruction. Immediate data that are not addresses are position-independent, since they are a part of the instruction and are moved with the instruction. Consequently, a SUB #2,HERE is position-independent (since #2 is not an address), while MOV #A,ADRPTR is position-dependent if A is a symbolic address. This is so even though the operand is fetched, in both cases, using the PC in the autoincrement

†To verify this point the reader is encouraged to relocate the code, after assembly, into locations 4000, 5000, and 6000. By doing so he will discover that the contents of these locations are the same as for the original code and that the contents of location 5000 do not point to location 6000.

mode, since it is the quantity fetched that is being used rather than its form of addressing.

4.1.2. Absolute Modes

Any time a memory location or register is used as a pointer to data, the reference is absolute. If the referenced data remain always fixed in memory (e.g., an absolute memory location) independent of the position of the PIC, the absolute modes must be used.[†] Alternatively, if the data are relative to the position of the code, the absolute modes must not be used unless the pointers involved are modified. Restating this point in different words, if addressing is direct and relative, it is position-independent; if it is indirect and either relative or absolute, it is *not* position-independent. For example, the instruction

```
MOV    @#X, HERE
```

“move the contents of the word pointed to (indirectly referenced by) the PC (in this case absolute location X) to the word indexed relative to the PC (symbolically called HERE)” contains one operand that is referenced indirectly (X) and one operand that is referenced relatively (HERE). This instruction can be moved anywhere in memory as long as absolute location X stays the same, that is, it does not move with the instruction or program; otherwise it may not be.

The absolute modes are:

@X	Location X is a pointer.
@#X	The immediate word is a pointer.
(R)	The register is a pointer.
(R)+ and (R)	The register is a pointer.
@(R)+ and @-(R)	The register points to a pointer.
X(R) R≠6 or 7	The base, X, modified by (R), is the address of the operand.
@X(R)	The base, modified by (R), is a pointer.

The nondeferred index modes require a little clarification. As described in Chapter 3, the form $X(7)^{\dagger\dagger}$ is the normal mode in which to reference memory and is a relative mode. Index mode, using a register, is also a relative mode and may be used conveniently in PIC. Basically, the register pointer points to a dynamic storage area, and the index mode is used to access data relative to the pointer. Once the pointer is set up, all data are referenced relative to the pointer.

[†]When PIC is not being written, references to fixed locations may be performed with either the absolute or relative forms.

^{††}Recall that $X(7)$ is equivalent to $X(R7)$, which is equivalent to $X(PC)$ where $PC=R7$.

4.1.3. Writing Automatic PIC

Automatic PIC is code that requires no alteration of addresses or pointers. Thus memory references are limited to relative modes unless the location referenced is fixed. In addition to the above rules, the following must be observed:

1. Start the program with `.=0` to allow easy relocation using the absolute loader (see Chapter 7).
2. All location-setting statements must be of the form `.=.±X` or `.=` function of symbols within the PIC. For example, `.=A+10`, where A is a local label.
3. There must not be any absolute location-setting statements. This means that a block of PIC cannot set up specified core areas at load time with statements such as

```
      . = 340
      . WORD   TRAPH, 340      , PRE-LOAD 340, 342
```

The absolute loader, when it is relocating PIC, relocates all data by the load bias (see Chapter 7). Thus the data for the absolute location would be relocated to some other place. Such areas must be set at execution time:

```
      MOV      #TRAPH, 8#340      ; PUT ADDR IN ABS LOC 340
      MOV      #340, 9#342      ; AND ABS LOCATION 342
```

4.1.4. Writing Nonautomatic PIC

Often it is not possible or economical to write totally automated PIC. In these cases some relocation may be easily performed at execution time. Some of the required methods of solution are presented below. Basically, the methods operate by examining the PC to determine where the PIC is actually located. Then a relocation factor can be easily computed. In all examples it is assumed that the code is assembled at zero and has been relocated somewhere else by the absolute loader.

4.1.5. Setting Up Fixed Core Locations

Consider first the previous example to clear the contents of A indirectly. The pointer to A, contained in symbolic location X, must be changed if the code is to be relocated. The program segment in Fig. 4-1 recomputes the pointer value each time that it is executed. Thus the pointer value no longer depends on the value of the location counter at the time the program was assembled, but on the value of the PC where it is loaded.

```

000000      R0=R0      ; DEFINE R0
000007      PC=PC      ; DEFINE PC
000008 010700 S:     MOV   PC,R0      ; R0 = (ADDR OF S)+2
000002 002700      ADD   #A-S-2,R0    ; ADD IN OFFSET
000006      R0,X      ; MOVE POINTER TO X
000012 005077      CLA   #X          ; CLEAR VALUE INDIRECTLY
000010 000000      HALT                ; STOP
;
;
;
001000      = +766
001000 002000 X:     WORD   A          ; POINTER TO A
;
;
;
002000      = +776
002000 000000 A:     WORD   0          ; VALUE TO BE CLEARED
000001      END

```

Fig. 4-1

Now if this program is loaded into locations 4000 and higher, it should be clear that none of the program values is changed. This point could be shown pictorially by taking the Fig. 4-1 material, recopying it, but changing only the values in the leftmost column, the address column. Thus if one were to look in, say, location 4010, the contents would be 766 and the value found in location 5000 would be 2000 (i.e., neither value is changed).

Given that the program data have not changed, the question is: How does it work? The answer is that the offset $A-S-2$ is equivalent to $A-(S+2)$ and $S+2$ is the value of PC which is placed in $R0$ by the statement $MOV PC,R0$. At assembly time the offset value is $A-PC_0$, where $PC_0 = S+2$ and PC_0 is the PC that was assumed for the program when assembled beginning at location 0.

Later, after the program has been relocated, the move instruction will no longer store PC_0 in $R0$, but a new value, PC_n , which is the current value of PC for the executing program. However, the add instruction still adds in the immediate value $A-PC_0$, producing the final result in $R0$:

$$PC_n + (A - PC_0) = A + (PC_n - PC_0)$$

which is the desired value, since it yields the new absolute location of A [e.g., the assembled value of A plus the relocation factor $(PC_n - PC_0)$].

4.1.6. Relocating Pointers

If pointers must be used, they may be relocated as we have just shown. For example, assume that a list of data is to be accessed with the instruction

7

ADD (R0)+, R1

The pointer to the list, list L, may be calculated at execution time as follows:

```

M:      MOV      PC, R0      ; GET CURRENT PC
        ADD      #L-N-2, R0  ; ADD OFFSET

```

Another variation is to gather all pointers into a table. The relocation factor may be calculated once and then applied to all pointers in the table in a loop. The program in Fig. 4-2 is an example of this technique. The reader should verify (Exercise 1 at the end of this chapter) that if this program is relocated so that it begins in location 10000, the values in the pointer table, PTRTBL, will be 10000, 10020, and 10030.

```

000000      R0=X0      ; DEFINE R0
000001      R1=X1      ; DEFINE R1
000002      R2=X2      ; DEFINE R2
000007      PC=X7      ; DEFINE PC
000000 010700 X:      MOV      PC, R0      ; RELOCATE ALL ENTRIES IN PTRTBL
000002 102700      SUB      #X+2, R0    ; CALCULATE RELOCATION FACTOR
000002
000000 012701      MOV      #PTRTBL, R1   ; GET AND RELOCATE A POINTER
000010 000010
000012 000001      ADD      R0, R1      ; TO PTRTBL
000014 012702      MOV      #TLEN, R2    ; GET LENGTH OF TABLE
000003
000020 000021 LOOP:  ADD      R0, (R1)+   ; RELOCATE AN ENTRY
000022 005302      DEC      R2          ; COUNT DOWN
000024 001375      BNE      LOOP       ; BRANCH IF NOT DONE
000026 000000      HALT          ; STOP WHEN DONE
000003      TLEN=3          ; LENGTH OF TABLE
000030 000000 PTRTBL: .WORD  X, LOOP, PTRTBL
000032 000020
000034 000030
000001      .END

```

Fig. 4-2

Care must be exercised when restarting a program that relocates a table of pointers. The restart procedure must not include the relocating again (i.e., the table must be relocated exactly once after each load).

4.2. JUMP INSTRUCTION

Although mentioned earlier, the JMP instruction has been overlooked somewhat up to now. The astute reader will, no doubt, recognize that the necessity of a jump instruction is dictated by the fact that the branch instructions, although relative, are incapable of branching more than 200 words in either a positive or a negative direction. Thus to branch from one end of

memory to another, a jump instruction must be a part of the instruction set and must allow full-word addressing.

The jump instruction is indeed a part of the PDP-11 instruction set and belongs to the single-operand group. As a result, jumps may be relative, absolute, indirect, and indexed. This flexibility in determining the effective jump address is quite useful in solving a particular class of problems that occur in programming. This class is best illustrated by example.

4.2.1. Jump Table Problem

A common type of problem is one in which the input data represent a code for an action to be performed. For each code, the program is to take a certain action by executing a specified block of code. Such a problem would be coded in FORTRAN as

```

      READ, INDEX
      GO TO (10, 100, 37, 1150, . . . , 7), INDEX

```

In other words, based on the value of index, the program will go to the statement labeled 10, 100, 37, and so on.

The "computed GO TO" in FORTRAN must eventually be translated into machine language. One possibility in the language of the PDP-11 would be

```

      READ    INDEX           ; A PSEUDO-INSTRUCTION
      MOV     INDEX, R1       ; PLACE IT IN R1
      DEC    R1               ; RC=INDEXC=MAX-1
      ADD    R1, R1           ; FORM 2*INDEX
      JMP    @TABLE(R1)      ; INDIRECT JUMP
TABLE: .WORD  L10, L100, L37, L1150, . . . , L7

```

The method used is called the *jump table method*, since it uses a table of addresses to jump to. The method works as follows:

1. The value of INDEX is obtained.
2. Since the range of INDEX is $1 \leq \text{INDEX} \leq \text{maximum value}$, 1 is subtracted from the index so that its range is $0 \leq \text{INDEX} \leq \text{max} - 1$.

3. The value of index is doubled to take care of the fact that labels in the table are stored in even addresses; i.e., full words;

4. The address for the JMP instruction is utilized both as indexed and indirect, such that it points to an address to be jumped to in the table.

Although the jump instruction transfers control to the correct program label, it does not specify any way to come back. In the next section, where we shall consider subroutines, we shall see that a slight modification of the jump instructions allows for an orderly transfer of control, and a return, from one section of code to another.

4.3. SUBROUTINES


A good programming practice to get into is to separate large programs into smaller *subprograms*, which are easier to manage. These subprograms are activated either by a main program or by each other, allowing for the sharing of routines among the different programs and subprograms.

The saving in memory space resulting from having only one copy of the needed routine is a definite advantage. Equally important is the saving in time for the programmer, who needs to code the routine only once. However, in order to share common subprograms, there must be a mechanism to

1. Allow the transfer of control from one routine to another.
2. Pass values among the various routines.

The mechanism that accomplishes these requirements is called the *subroutine linkage* and is, in general, a combination of hardware features and software conventions.


The hardware features on the PDP-11 which assist in performing the subroutine linkage are the instructions JSR and RTS. These instructions are in the subroutine call and return group and have the following assembler form and instruction format†:



† Depending on the mode of addressing, one or two words are used for the JSR instruction.

10

RIS register



Both instructions make use of a "stack" mechanism similar to the stack mechanism described for zero-address machines in Section 1.2.8.6.

4.3.1. Stack

A *stack* is an area of memory set aside by the programmer for temporary storage or subroutine/interrupt service linkage. The instructions that facilitate stack handling (e.g., autoincrement and autodecrement) are useful features that may be found in low-cost computers. They allow a program to dynamically establish, modify, or delete a stack and items on it. The stack uses the *last-in, first-out* or *LIFO* concept; that is, various items may be added to a stack in sequential order and retrieved or deleted from the stack in reverse order (Fig. 4-3). On the PDP-11, a stack starts at the highest location reserved for it and expands linearly downward to the lowest address as items are added to the stack.




Fig. 4-3 Stack addresses.

The programmer does not need to keep track of the actual locations his data are being stacked into. This is done automatically through a *stack pointer*. To keep track of the last item added to the stack (or "where we are" in the stack), a general register always contains the memory address where the last item is stored in the stack. In the PDP-11 any register except register 7 (the PC) may be used as a stack pointer under program control; however, instructions associated with subroutine linkage and interrupt service automatically use register 6 (R6) as a hardware stack pointer. For this reason R6 is frequently referred to as the system *SP*.

Stacks in the PDP-11 may be maintained in either full-word or byte units. This is true for a stack pointed to by any register except R6, which must be

organized in full-word units only. Byte stacks (Fig. 4-4) require instructions capable of operating on bytes rather than full words (byte handling is discussed in Section 4.6).




Fig. 4-4 Word and byte stacks.

Items are added to a stack using the autodecrement addressing mode with the appropriate pointer register. (See Chapter 2 for a description of the autoincrement/decrement modes.)

This operation is accomplished as follows:

```
MOV    SOURCE, -(SP)    ; MOVE SOURCE WORD ONTO THE STACK
```

or

```
MOVB   SOURCE, -(SP)    ; MOVE SOURCE BYTE ONTO THE STACK
```

This is called a "push" because data are "pushed onto the stack."

†See Section 4.6 for a discussion of byte instructions.

To remove an item from stack the autoincrement addressing mode with the appropriate SP is employed. This is accomplished in the following manner:

```

MOV    <SP>+, DEST    ; MOVE DESTINATION WORD OFF STACK
or
MOVB  <SP>+, DEST    ; MOVE DESTINATION BYTE OFF STACK
    
```

Removing an item from a stack is called a *pop*, for "popping from the stack." After an item has been popped, its stack location is considered free and available for other use. The stack pointer points to the last-used location, implying that the next (lower) location is free. Thus a stack may represent a pool of shareable temporary storage locations.

4.3.2. Subroutine Calls and Returns

When a JSR is executed, the contents of the linkage register are saved on the system R6 stack as if a MOV reg, -(SP) has been performed. Then the same register is loaded with the memory address following the JSR instruction (the contents of the current PC) and a jump is made to the entry location specified. The effect, then, of executing one JSR instruction is the same as simultaneously executing two MOVs and a JMP; for example,

```

JSR  REG, SUBR      MOV  REG, -(SP)    ; PUSH REGISTER INTO THE STACK
                   MOV  PC, REG      ; PUT RETURN PC INTO REGISTER
                   JMP  SUBR        ; JUMP TO SUBROUTINE
    
```

Figure 4-5 gives the "before" and after conditions when executing the subroutine instruction JSR R5,1064.




Fig. 4-5 JSR instruction.

In order to return from a subroutine, the RTS instruction is executed. It performs the inverse operation of the JSR, the unstacking and restoring of the saved register value, and the return of control to the instruction following the JSR instruction. The equivalent of an RTS is a concurrent MOV instruction pair:

```

RTS  REG          MOV REG, PC      ; RESTORE PC
                   MOV (SP)+, REG  ; RESTORE REGISTER

```

The use of a stack mechanism for subroutine calls and returns is particularly advantageous for two reasons. First, many JSR instructions can be executed without the need to provide any saving procedure for the linkage information, since all linkage information is automatically pushed into the stack in sequential order. Returns can simply be made by automatically popping this information from the stack in opposite order. Such linkage address bookkeeping is called automatic *nesting* of subroutine calls. This feature enables the programmer to construct fast, efficient linkages in an easy, flexible manner. It even permits a routine to be recalled or to call itself in those cases where this is meaningful (Sections 4.3.5 and 4.3.6). Other ramifications will appear after we examine the interrupt mechanism for the PDP-11 (Section 6.4).

The second advantage of the stack mechanism is found in its ease of use for saving and restoring registers. This case arises when a subroutine wants to use the general registers, but these registers were already in use by the calling program and must therefore be returned to it with their contents intact. The called subroutine (JSRPC, SUBR) could be written, then, as shown in Fig. 4-6.

```

SUBR:  MOV    R1, TEMPS          ; SAVE R1
       MOV    R2, TEMPS+2      ; SAVE R2
       .
       .
       MOV    TEMPS+2, R2      ; RESTORE R2
       MOV    TEMPS, R1       ; RESTORE R1
       RTS   PC                ; RETURN
TEMP:  .WORD  0, 0, 0, 0, 0, 0 ; SAVE AREA

```

or using the stack as

```

SUBR:  MOV    R1, -(R6)        ; PUSH R1
       MOV    R2, -(R6)        ; PUSH R2
       .
       .
       MOV    (R6)+, R2       ; POP R2
       MOV    (R6)+, R1       ; POP R1
       RTS   PC                ; RETURN

```

Fig. 4-6 Saving and restoring registers using the stack.

The second routine uses two fewer words per register save/restore and allows another routine to use the temporary stack storage at a latter point rather than permanently tying some memory locations (TEMPS) to a particular routine. This ability to share temporary storage in the form of a stack is a very economical way to save on memory usage, especially when the total amount of memory is limited.

The reader should note that the subroutine call JSR PC,SUBR is a legitimate form for a subroutine jump. The instruction does not utilize or stack any registers but the PC. On the other hand, the instruction JSR SP,SUBR, where SP = R6, is not normally considered a meaningful combination. Later, however, utilizing register 6 will be considered (see Section 4.3.7).

4.3.3. Argument Transmission

The JSR and RTS instructions handle the linkage problem for transferring control. What remains is the problem of passing arguments back and forth to the subroutine during its invocation. As it turns out, this is a fairly straightforward problem, and the real question becomes one of choosing one solution from the large number of ways for passing values.

A very simple-minded approach for argument transmission would be to agree ahead of time on the locations that might be used. For example, suppose that there exists a subroutine MUL which multiplies two 16-bit words together, producing a 32-bit result. The subroutine expects the multiplier and multiplicand to be placed in symbolic locations ARG1 and ARG2 respectively, and upon completion, the subroutine will leave the resultant in the same locations.

The subroutine linkage needed to set up, call, and save the generated results might look like:

```

MOV     X, ARG1      ; MULTIPLIER
MOV     Y, ARG2      ; MULTIPLICAND
JSR     PC, MUL      ; CALL MULTIPLY
MOV     ARG1, RSLT   ; SAVE THE TWO
MOV     ARG2, RSLT+2 ; WORD RESULT

```

As an alternative to this linkage, one could use the registers for the subroutine arguments and write:

```

MOV     X, R1        ; MULTIPLIER
MOV     Y, R2        ; MULTIPLICAND
JSR     PC, MUL      ; CALL MULTIPLY

```

This last method, although acceptable, is somewhat restricted in that a maximum of six arguments could be transmitted, corresponding to the number of general registers available. As a result of this restriction, another alternative is used which makes use of the memory locations pointed to by the

linkage register of the JSR instruction. Since this register points to the first word following the JSR instruction, it may be used as a pointer to the first word of a vector of arguments or argument addresses.

Considering the first case where the arguments follow the JSR instruction, the subroutine linkage would be of the form:

```
JSR    R0, MUL      ; CALL MULTIPLY
      WORD          XVALUE, YVALUE ; ARGUMENTS
```

These arguments could be accessed using autoincrement mode:

```
MUL:   MOV    (R0)+, R1      ; GET MULTIPLIER
      MOV    (R0)+, R2      ; GET MULTIPLICAND
      .
      .
      .
      RTS   R0              ; RETURN
```

At the time of return, the value (address pointer) in R0 will have been incremented by 4 so that R0 contains the address of the next executable instruction following the JSR.

In the second case, where the addresses of the arguments follow the subroutine call, the linkage looks like

```
JSR    R0, MUL      ; CALL MULTIPLY
      WORD          XADDR, YADDR  ; ARGUMENTS
```

For this case, the values to be manipulated are fetched indirectly:

```
MUL:   MOV    @(R0)+, R1     ; FETCH MULTIPLIER
      MOV    @(R0)+, R2     ; FETCH MULTIPLICAND
      .
      .
      .
      RTS   R0              ; RETURN
```

Another method of transmitting arguments is to transmit only the address of the first item by placing this address in a general-purpose register. It is not necessary to have the actual argument list in the same general area as the subroutine call. Thus a subroutine can be called to work on data located anywhere in memory. In fact, in many cases, the operations performed by the subroutine can be applied directly to the data located on or pointed to by a stack (Fig. 4-7) without ever actually needing to move these data into the subroutine area.




Fig. 4-7 Transmitting stacks as arguments.

16

Calling program:

```

MOV    #POINTER, R1    ; SET UP POINTER
JSR    PC, SUBR        ; CALL SUBROUTINE

```

Subroutine:

```

ADD    (R1)+, (R1)     ; ADD ITEM #1 TO ITEM #2
                        ; PLACE RESULT IN ITEM #2. R1
                        ; POINTS TO ITEM #2 NOW.
...

```

or

```

ADD    (R1), 2(R1)     ; SAME EFFECT AS ABOVE EXCEPT
                        ; THAT R1 STILL POINTS TO
                        ; ITEM #1
...

```

Given these many ways to pass arguments to a subroutine, it is worthwhile to ask, why have so many been presented and what is the rationale for presenting them all? The answer is that each method was presented as being somewhat "better" than the last, in that

1. Few registers were used to transmit arguments.
2. The number of parameters passed could be quite large.
3. The linkage mechanism was simplified to the point where only the address of the subroutine was needed to transfer control and pass parameters.

Point 3 requires some additional explanation. Since subroutines, like any other programs, may be written in position-independent code, it is possible to write and assemble them independently from the main program that uses them. The problem is filling in the appropriate address for the JSR instruction.

Filling in the address field in the JSR instruction is the job of the linking loader, since it can not only relocate PIC programs but also fill in subroutine addresses, i.e., *link* them together. The result is that a relocatable subroutine may be loaded anywhere in memory and be linked with one or more calling programs and/or subprograms. There will be only one copy of the routine, but it may be used in a repetitive manner by other programs located anywhere else in memory.

Another point not to be overlooked in recapping argument passing is the significant difference in the methods used. The first techniques presented used the simple method of passing a *value* to the subroutine. The later techniques passed the *address* of the value. The difference in these two techniques, *call by value* and *call by address*, can be quite important, as illustrated by the following FORTRAN-like program example:

linkage register of the JSR instruction. Since this register points to the first word following the JSR instruction, it may be used as a pointer to the first word of a vector of arguments or argument addresses.

Considering the first case where the arguments follow the JSR instruction, the subroutine linkage would be of the form:

```

JSR   R0, MUL      ; CALL MULTIPLY
      .WORD        ; ARGUMENTS
XVALUE, YVALUE

```

These arguments could be accessed using autoincrement mode:

```

MUL:  MOV   (R0)+, R1      ; GET MULTIPLIER
      MOV   (R0)+, R2      ; GET MULTIPLICAND
      .
      .
      RTS   R0             ; RETURN

```

At the time of return, the value (address pointer) in R0 will have been incremented by 4 so that R0 contains the address of the next executable instruction following the JSR.

In the second case, where the addresses of the arguments follow the subroutine call, the linkage looks like

```

JSR   R0, MUL      ; CALL MULTIPLY
      .WORD        ; ARGUMENTS
XADDR, YADDR

```

For this case, the values to be manipulated are fetched indirectly:

```

MUL:  MOV   @ (R0)+, R1     ; FETCH MULTIPLIER
      MOV   @ (R0)+, R2     ; FETCH MULTIPLICAND
      .
      .
      RTS   R0             ; RETURN

```

Another method of transmitting arguments is to transmit only the address of the first item by placing this address in a general-purpose register. It is not necessary to have the actual argument list in the same general area as the subroutine call. Thus a subroutine can be called to work on data located anywhere in memory. In fact, in many cases, the operations performed by the subroutine can be applied directly to the data located on or pointed to by a stack (Fig. 4-7) without ever actually needing to move these data into the subroutine area.




Fig. 4-7 Transmitting stacks as arguments.

16

Calling program:

```
NDV    #POINTER, R1    ; SET UP POINTER
JSR    PC, 5(6R)       ; CALL SUBROUTINE
```

Subroutine:

```
ADD    (R1)+, (R1)     ; ADD ITEM #1 TO ITEM #2
                     ; PLACE RESULT IN ITEM #2. #1
                     ; POINTS TO ITEM #2 NOW.
```

...

or

```
ADD    (R1), 2(R1)     ; SAME EFFECT AS ABOVE EXCEPT
                     ; THAT R1 STILL POINTS TO
                     ; ITEM #1
```

...

Given these many ways to pass arguments to a subroutine, it is worthwhile to ask, why have so many been presented and what is the rationale for presenting them all? The answer is that each method was presented as being somewhat "better" than the last, in that

1. Few registers were used to transmit arguments.
2. The number of parameters passed could be quite large.
3. The linkage mechanism was simplified to the point where only the address of the subroutine was needed to transfer control and pass parameters.

Point 3 requires some additional explanation. Since subroutines, like any other programs, may be written in position-independent code, it is possible to write and assemble them independently from the main program that uses them. The problem is filling in the appropriate address for the JSR instruction.

Filling in the address field in the JSR instruction is the job of the linking loader, since it can not only relocate PIC programs but also fill in subroutine addresses, i.e., *link* them together. The result is that a relocatable subroutine may be loaded anywhere in memory and be linked with one or more calling programs and/or subprograms. There will be only one copy of the routine, but it may be used in a repetitive manner by other programs located anywhere else in memory.

Another point not to be overlooked in recapping argument passing is the significant difference in the methods used. The first techniques presented used the simple method of passing a *value* to the subroutine. The later techniques passed the *address* of the value. The difference in these two techniques, *call by value* and *call by address*, can be quite important, as illustrated by the following FORTRAN-like program example:

```

PROGRAM TRICKY
A=1.
B=2.
PRINT, A-B
CALL SWAP(1., 2.)
A=1.
B=2.
PRINT, A-B
END
SUBROUTINE SWAP(X, Y)
TEMP=X
X=Y
Y=TEMP
RETURN
END

```

If the real constants are passed in by value, both print statements will print out a -1. This occurs because subroutine SWAP interchanges the values that it has received, not the actual contents of the arguments themselves.

However, if the real constants are passed in by address, the two print statements will produce -1. and 1., respectively. In this case the subroutine SWAP references to real constants themselves, interchanging the actual argument values.

Higher-level language, such as FORTRAN, can pass parameters both by value and by address. Often the normal mode is by address, but when the argument is an expression, the address represents the location of the evaluated expression. Therefore, if one wished to call SWAP by value, it could be performed as

```
CALL SWAP(1. +1., 2. -8.)
```

causing the contents of the expressions, but not the constants themselves, to be switched.

These techniques for passing parameters are easy to understand at the assembly language level because the programmer can see exactly what method is being used. In higher-level languages, however, where the technique is not so transparent, interesting results can occur. Thus the knowledgeable higher-level language programmer must be aware of the techniques used if he is to avoid unusual or unexpected results.

4.3.4. Subroutine Register Usage

A subroutine, like any other program, will use the registers during its execution. As a result, the contents of the registers at the time that the subroutine is invoked may not be the same as when the subroutine returns. The sharing of these common resources (e.g., the registers) therefore dictates that on entry to the subroutine the registers be saved and, on exit, restored.

The responsibility for performing the save and restore function falls either on the calling routine or the called routine. Although arguments exist for making the calling program save the registers (since it need save only the ones in current use), it is more common for the subroutine itself to save and

18

restore all registers used. On the PDP-11 the save and restore routine is greatly simplified by the use of a stack, as was illustrated in Fig. 4-6.

As pointed out previously, stacks grow downward in memory and are traditionally defined to occupy the memory space immediately preceding the program(s) that use them. One of the first things that any program which uses a stack (in particular one that executes a JSR) must do is to set the stack pointer up. For example, if SP (i.e., R6) is to be used, the program should begin with

```

BEG:    MOV     PC, SP
        TST    -(SP)
;BEG IS THE FIRST
;INSTRUCTION OF THE PROGRAM
;SP=ADDR BEG+2
;DECREMENT SP BY 2
;A PUSH ONTO THE STACK WILL
;STORE THE DATA AT BEG-2

```

This initialization routine is written in PIC form, and had it been assembled beginning at location 0 (= 0), the program could be easily relocated. The routine uses a programming trick to decrement the state: It uses the test instruction in autodecrement mode and ignores the setting of the condition codes. The alternative to using the TST instruction would be to SUB L2,SP, but this would require an extra instruction word.

4.3.5. Reentrancy

Further advantages of stack organization become apparent in complex situations which can arise in program systems that are engaged in the concurrent handling of several tasks. Such multitask program environments may range from relatively simple single-user applications which must manage an intermix of I/O service and background computation to large complex multi-programming systems that manage a very intricate mixture of executive and multiuser programming situations. In all these applications there is a need for flexibility and time/memory economy. The use of the stack provides this economy and flexibility by providing a method for allowing many tasks to use a single copy of the same routine and a simple, unambiguous method for keeping track of complex program linkages.

The ability to share a single copy of a given program among users or tasks is called *reentrancy*. Reentrant program routines differ from ordinary sub-routines in that it is unnecessary for reentrant routines to finish processing a given task before they can be used by another task. Multiple tasks can be in various stages of completion in the same routine at any time. Thus the situation shown in Fig. 4-8 may occur.

19




Fig. 4-8 Reentrant routines.

The chief programming distinction between a nonshareable routine and a reentrant routine is that the reentrant routine is composed solely of *pure code*; that is, it contains only instructions and constants. Thus a section of program code is reentrant (shareable) if and only if it is non-self-modifying; that is, no information within it is subject to modification. The philosophy behind pure code is actually not limited to reentrant routines. Any non-modifying program segment that has no temporary storage or data associated with it will be

1. Simpler to debug.
2. Read-only protectable (i.e., it can be kept in read-only memory).
3. Interruptable and restartable, besides being reentrant.

Using reentrant routines, control of a given routine may be shared as illustrated in Fig. 4-9.




Fig. 4-9 Reentrant routine sharing.

1. Task A has requested processing by reentrant routine Q.
2. Task A temporarily relinquishes control of reentrant routine Q (i.e., is interrupted) before it finishes processing.

3. Task B starts processing in the same copy of reentrant routine Q.
4. Task B relinquishes control of reentrant routine Q at some point in its processing.
5. Task A regains control of reentrant routine Q and resumes processing from where it stopped.

The use of reentrant programming allows many tasks to share frequently used routines such as device service routines and ASCII-Binary conversion routines. In fact, in a multiuser system it is possible, for instance, to construct a reentrant FORTRAN compiler that can be used as a single copy by many user programs.

4.3.6. Recursion

It is often meaningful for a program segment to call itself. The ability to nest subroutine calls to the same subroutine is called *self-reentrancy* or *recursion*. The use of a stack organization permits easy unambiguous recursion. The technique of recursion is of great use to the mathematical analyst, as it also permits the evaluation of some otherwise noncomputable mathematical functions. This technique often permits very significant memory and speed economies in the linguistic operations of compilers and other higher-level software programs, as we shall illustrate.

A classical example of the technique of recursion can be found in computing N factorial ($N!$). Although

$$N! = N * (N - 1) * (N - 2) * \dots * 1$$

it is also true that

$$N! = N * (N - 1)!$$

$$1! = 1$$

Written in "pseudo-FORTRAN," a function for calculating $N!$ would look like:

```

      INTEGER FUNCTION FACT(N)
      IF (N .EQ. 1) GO TO 2
      FACT=1
      RETURN
2     FACT=N*FACT(N-1)
      RETURN
      END

```

This code is pseudo-FORTRAN because it cannot actually be translated by most FORTRAN compilers; the problem is that the recursive call requires

a stack capable of maintaining both the current values of FACT and the return pointers either to the function itself or its calling program. However, the function may be coded in PDP-11 assembly language in a simple fashion by taking advantage of its stack mechanism. Assuming that the value of N is in R0 and the value of $N!$ is to be left in R1, the function FACT could be coded recursively as shown in Fig. 4-10.

```

FACT:  TST    R0                ; IS R0=0?
        BEQ    EXIT            ; YES
        MOV    R0, -(SP)       ; SAVE N
        DEC    R0              ; TRY N-1
        JSR    PC, FACT        ; COMPUTE (N-1)!
RET:    MOV    (SP)+, R1       ; FETCH FROM STACK
        JSR    PC, MUL         ; MULTIPLY VALUES
EXIT:   RTS    PC              ; RETURN

```

Fig. 4-10 Recursive coding of factorial function.

The program of Fig. 4-10 calls itself recursively by executing the JSR PC,FACT instruction. Each time it does so, it places both the current value of N and the return address (label RET) in the stack. When $N = 0$, the RTS instruction causes the return address to be popped off the stack. Next an N value is placed in R1, and a nonrecursive call is made to the MUL subroutine.

The subroutine multiply (MUL) uses the value of R1 to perform a multiplication of R1 by the value of an internal number (initially 1), held in MUL, which represents the partial product. This partial product is also left in R1.

Upon returning from the multiply subroutine, the program next encounters the RTS instruction again. Either the stack contains the return address of the calling program for FACT, or else another address-data pair of words generated by a recursive call on FACT. In the latter case, R1 is again loaded with an N value that is to be multiplied by the partial product being held locally in the MUL subroutine, and the above process is again repeated. Otherwise, the return to the calling program is performed, with $N!$ held in R1.

4.3.7. Coroutines

In some situations it happens that several program segments or routines are highly interactive. Control is passed back and forth between the routines, and each goes through a period of suspension before being resumed. Because the routines maintain a symmetric relationship to each other, they are called *coroutines*.

Basically, the coroutine idea is an extension of the subroutine concept. The difference between them is that a subroutine is subordinate to a larger calling program while the coroutine is not. Consequently, passing control is different for the two concepts.

22

When the calling program makes a call to a subroutine, it suspends itself and transfers control to the subroutine. The subroutine is entered at its beginning, performs its function, and terminates by passing control back to the calling program, which is thereupon resumed.

In passing control from one coroutine to another, execution begins in the newly activated routine where it last left off—not at the entrance to the routine. The flow of control passes back and forth between coroutines, and each time a coroutine gains control, its computational progress is advanced until it passes control on to another coroutine.

The PDP-11, with its hardware stack feature, can be easily programmed to implement a coroutine relationship between two interacting routines. Using a special case of the JSR instruction [i.e., JSR PC, \leftarrow (R6)+], which exchanges the top element of the register 6 processor stack and the contents of the program counter (PC), the two routines may be permitted to swap program control and resume operation where they stopped, when recalled. This control swapping is illustrated in Fig. 4-11.

Routine # 1 is operating, it then executes:

JSR PC, \leftarrow (R6)+

with the following results:

- (1) PC2 is popped from the stack and the SP autoincremented
- (2) SP is auto-decremented and the old PC (i.e., PC1) is pushed
- (3) control is transferred to the location PC2 (i.e., routine # 2)

Routine # 2 is operating, it then executes:

JSR PC, \leftarrow (R6)+

with the result that PC2 is exchanged for PC1 on the stack and control is transferred back to routine # 1.




Fig. 4-11 Coroutine interaction.

The power of a coroutine structure is to be found in modern operating systems, a topic beyond the scope of this book. However, in Chapter 6 it is possible to demonstrate the use of coroutines for the double buffering of I/O while overlapping computation. The example presented in that chapter is elegant in its seeming simplicity, and yet it represents one of the most basic I/O operations to be performed in most operating systems.



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS

CAPITULO VI: MANEJO DE ENTRADA/SALIDA

ING. DANIEL RIOS ZERTUCHE
JULIO-79



Para efectuar una función de entrada salida, el programador debe especificar donde se encuentran los datos, de donde vienen o van y como el dispositivo de entrada salida debe ser manejado. A esto se le denomina programación de entrada salida.

Dependiendo de la función de entrada salida se puede requerir que el procesador espere hasta que la función de I/O sea completada o por otro lado el procesador puede continuar ejecutando tareas simultáneamente con la ejecución de la función de I/O.

El poder programar una computadora para realizar cálculos es de poca aplicación si no hubiera manera de obtener resultados de la máquina. De la misma manera se hace necesario proveer a la computadora con información a ser procesada. Por lo tanto, el programador deberá contar con medios para transferir información entre la computadora y los dispositivos periféricos que permiten cargar datos de entrada y obtener los de salida.

Para la familia PDP 11, la programación de los periféricos es extremadamente simple, ya que una instrucción especial para la entrada salida es innecesaria. La arquitectura de la máquina permite direccionar los registros de estado y datos de los perifé

ricos de manera directa como localidades de memoria. Por lo tanto, las operaciones en dichos registros como es la transferencia de información a o de ellos así como la manipulación de datos dentro de ellos es llevada a cabo con instrucciones normales de referencia a memoria.

El uso de todas las instrucciones de referencia a memoria en los registros de los periféricos incrementa gradualmente la flexibilidad de la programación de entrada salida. Todos los registros de periféricos pueden ser tratados como acumuladores.

Actualmente en la PDP-11, las direcciones correspondientes a las 4 k palabras superiores, están reservadas para los registros internos del procesador y para registros externos de entrada salida, por lo tanto, en caso de tratarse de una máquina chica, la memoria se verá limitada a 28 k palabras de memoria física y 4 k de localidades reservadas para los registros del procesador y dispositivos de entrada salida. En caso de contar con "Memory Management" lo que provee bits extra de direccionamiento 2 en el caso de la PDP 11/40 tendremos una capacidad total de 124 k palabras de memoria física aparte de los 4 k del área de registros antes mencionada.

Todos los dispositivos periféricos son especificados por un juego de registros que son direccionados como memoria y

manipulados con la flexibilidad de un acumulador. Para cada dispositivo hay 2 tipos de registros asociados:

1. Registros de control y estado
2. Registros de Datos

Cada periférico puede constar de uno o más registros de control y estado (CSR) que contienen toda la información necesaria para comunicarse con dicho dispositivo.

El unibus es una vía común que interconecta el procesador, memoria y periféricos. Debido a la arquitectura de la máquina sólo puede haber un dispositivo controlando el unibus en cualquier tiempo. A este dispositivo se le denomina Master. Los dispositivos pueden solicitar ser Masters, ya sea haciendo una solicitud de Bús o una solicitud de no procesador a la lógica de arbitraje de prioridades del procesador.

La solicitud es atendida si es la de mayor prioridad. El nuevo master asume el control del bus cuando el actual master libera el control del bus. El nuevo maestro puede solicitar que el procesador atienda el periférico o puede iniciar una transferencia de datos sin intervención del procesador.

Las interfases en la PDP-11 pueden clasificarse en 3 tipos:

1. Slave (esclava) - Esta interfase no está prevista para ser Master. Ella sólo puede transferir datos a o desde el unibus por comando de un dispositivo Maestro.

2. Interrupt (interruptor) - Esta interfase tiene la habilidad de ganar el control del bus en el orden de dar al procesador la dirección de la subrutina, lo cual es usada para atender la solicitud del periférico.

DMA. Esta interfase tiene la habilidad de ganar el control del bus de manera de transferir información entre ella y algún otro periférico.

Un sola interfase puede emplear los 3 tipos anteriores.

DL 11

La interfase para línea asíncrona DL 11 es una interfase para comunicaciones designada para convertir datos de serie a paralelo. La interfase cuenta con 2 unidades independientes, (receptor y transmisor), capaces de establecer comunicación simultánea en ambos sentidos.

La interfase DL11 lleva a cabo básicamente 2 operaciones: recepción y transmisión de datos asíncronos. Cuando recibe datos, la interfase convierte un carácter serie asíncrono proveniente de un dispositivo externo en un carácter en paralelo requerido para una transferencia al unibus. Este carácter puede ser mandado por el bus a la memoria, o un registro en el procesador a algún otro dispositivo. Cuando se transmiten datos en paralelo desde el bus son convertidos a serie para su transmisión a un dispositivo externo. Debido a que las 2 unidades son independientes, es posible establecer comunicación de manera simultánea en ambos sentidos. El receptor y el transmisor operan por medio de 2 registros: el registro de control y estado, para comando y monitoreo de funciones y el buffer de datos para guardar los datos antes de transferirlos al bus o a un dispositivo externo.

Descripción DL11 Teletype Control

Transmisión

Cuando el CPUbus direcciona el Unibus, la interfase DL 11 decodifica la dirección para determinar si el teletipo es el dispositivo externo seleccionado y si es el seleccionado qué función debe desempeñar, entrada o salida. Si por ejemplo el teletipo ha sido seleccionado para aceptar información a imprimir, datos en paralelo provenientes del unibus son cargados en el buffer de transmisión del D 11. En este punto la bandera de XMIT RDY baja debido a que la lógica del transmisor ha sido activado (la bandera vuelve a estar baja una fracción de bit después si el transmisor no se encuentra activo en ese momento). La interfase genera el bit de arranque y transmite bit por bit en serie al teletipo, de nuevo pone la bandera XMIT RDY (tan pronto como el registro de buffer se encuentra vacío aún cuando el registro de corrimiento se encuentre activo. Después transmite el número requerido de bits de STOP.

Recepción

La sección de receptor la longitud del carácter es seleccionable por medio de un selector. El carácter recibido aparece justificado a la derecha en el registro buffer recepción eliminando los bits de arranque y paro.

El caracter completo es formado en el UART y es transferido al registro buffer de recepción (RBUF) en el momento en que el centro del primer bit es muestreado. En ese momento el bit de recepción efectúa el registro de entrada y control es prendido si el bit de Interrupt Enable se encontraba prendido se genera una señal de solicitud de interrupción. Los bits no usados son llenados con ceros y los bits 12-15 contienen información acerca del caracter integrado por el UART. Notece que el programa tiene un caracter completo de tiempo para retirar el caracter completo del buffer de datos antes de que el nuevo caracter sea colocado en el registro de recepción por el UART. En el caso de que el programa falle en leer este caracter anterior, se pierde y el bit de exceso y error son prendidos (bit 14-15) en el registro buffer de recepción. En el caso de que no se presente normalmente el bit de paro el UART presenta lo que supuestamente recibió, más el bit error 13y15 prendidos.

Programación

La interfase entre el programa corriendo en el procesador PDP-11 y el DL-11 se lleva a cabo mediante 4 registros. Estos son registros de estado de recepción (RCSR); 2) registro buffer de recepción (RBUF); 3) registro buffer de estado de transmisión (XCSR); y 4) Registro buffer de transmisión (XBUF). La función de cada uno de estos bits se da a continuación.

CR - 11

La lectora de tarjetas CR-11, lee tarjetas perforadas de 80 columnas. La lectora está diseñada para leer secuencialmente, los datos en 80 columnas empezando con la columna 1. Cada columna tiene 12 zonas o renglones, una perforación es interpretada como un uno binario y la ausencia de perforación como un cero. Los datos son leídos de la tarjeta una columna a la vez. Los datos son presentados en dos formatos para entrada a la computadora.

Modo Comprimido.- Las 12 zonas de la tarjeta son codificadas en un byte (8bits), permitiendo un almacenamiento más eficiente de la información.

Modo no comprimido.- Un bit es empleado para presentar el estado de cada zona en la tarjeta.

La Lectora CR 11 consta de 3 registros para comunicarse con la computadora. Estos son registro de estado y dos registros de datos. Uno de los cuales presenta los datos no comprimidos y la otra comprimidos. La selección de formatos se lleva a cabo seleccionando el registro apropiado. Los datos en ambas formas se encuentran siempre presentes. A continuación se presenta la estructura de dichos registros.

RJP04

El RJP04 es un subsistema de disco de cabeza móvil el cual consiste en un controlador RH 11 y de uno a ocho drivers de disco RP04.

El Unibus provee la interfase entre el procesador la memoria, y el controlador RH 11. Todas las transferencias efectuadas entre la memoria y el RH 11 por medio de la facilidad de DMA del Unibus.

El RH 11 contiene dos puertos en el Unibus: uno designado como un puerto de control y el segundo como un puerto de datos.

Los datos pueden ser transferidos a través de ambos registros. Para operación normal con memoria conectada a Unibus A como se muestra en la figura 1 sólomente es usado el puerto de control, el puerto de datos no se usa.

El RH 11 se encuentra dividido en dos grupos funcionales, línea de registro y control y línea de DMA.

La línea de registro y control permite al programa leer y/o escribir en cualquier registro contenido en el RH 11. Hay

un total de 4 registros en el RH 11, 15 registros en cada drive y 1 registro compartido que es parcialmente compartido en el RH 11 y en el Drive seleccionado.

La línea de DMA funcionalmente consiste en una memoria FIFO de 66 palabras por 18 bits y su lógica de control.

La función primordial de esta memoria, que de aquí en adelante llamaremos SILO es el de buffer de datos para compensar fluctuaciones de retardo en el Unibus al solicitar el DMA.

Cuando una instrucción en la PDP 11 direcciona el RH 11 para leer o escribir cualquier registro en el RH 11 o en algún Drive, se inicia un ciclo de Unibus y los datos son dirigidos al o de el RH 11. Si el registro a ser direccionado es local (se encuentra en el RH 11), la lógica de control de registros permite el acceso al registro apropiado. Si el registro direccionado es remoto (contenido en uno de los drives, la lógica de control de los registros inicia un ciclo de control de Massbus. El acceso a los registros en el Drive por medio de la lógica de control del bus no interfiere con la transferencia DMA la que puede llevarse a cabo simultáneamente. Los registros locales del RH 11 especifican parámetros tales como dirección del Bus y contador de palabras, mientras que los registros del Drive especifican parámetros como dirección deseada en el disco, información de estado, etc.

La línea de datos de DMA funcionalmente consiste en el Bus de datos Massbus, la memoria SILO y la lógica de NPR del Unibus.

La figura 2 presenta un diagrama de bloques simplificado de la línea de DMA con un sólo Unibus.

Los 3 comando de transferencia de datos que pueden ser llevados a cabo por el RH 11 son escritura, lectura y chequeo de escritura.

Antes que cualquiera de estas operaciones ocurra, el programa especifica una dirección en memoria (MA), una dirección de cilindro (CA), una dirección deseada de sector y pista (DA) y el número de palabras. La dirección de Memoria representa la localidad de memoria donde se iniciara la lectura o escritura. La dirección de cilindro deseada es la posición en la que la cabeza deberá posicionarse.

El sector y pista deseado representa la dirección de inicio en la superficie del disco donde los datos serán escritos o leídos.

El número de palabras a ser transferidas a o del disco.



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam.



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO VII: APLICACIONES

DR. VICTOR GEREZ G.
JULIO-79

R. M. Center and R. A. Wilson
Bendix Research Laboratories
Southfield, Michigan

ABSTRACT

With the advent of the low cost minicomputer, full automatic control of vacuum deposition processes appears both technically feasible and economically attractive. To date, vacuum deposition processes have been largely controlled manually, although simple controllers have been available for controlling portions of the process such as the vacuum pumpdown and the deposition rate during evaporation. Automatic control promises to improve process efficiency and performance, and to improve the uniformity of the resultant products, while freeing personnel from routine operating tasks. The approach to computer control of vacuum deposition processes (evaporation and sputtering) is discussed, and the conceptual design of an automatic process controller based on a minicomputer is presented. The advantages of automating these processes are reviewed.

INTRODUCTION

This paper discusses the application of a small digital computer, or minicomputer, to automatic control of vacuum deposition processes. Included are the establishment and control of the vacuum environment, control of the evaporation process, control of the sputtering process, and control of a number of lesser functions related to these processes. Emphasis is placed on demonstrating the feasibility of applying a dedicated computer to the control of a single vacuum deposition system, although of course other computer/deposition-system relationships may be preferable under certain circumstances.

In the following sections the control requirements for the vacuum deposition processes are reviewed, together with the present methods of control and some of their disadvantages. The approach to computer automation of these processes is then described and the conceptual design of an automatic controller is presented. Finally, it is shown that computer automation leads to improved system efficiency and performance, improved product uniformity, and the freeing of personnel from routine operating tasks. All of these are ultimately reflected as economic advantages.

The following discussion of control requirements and controller design concepts is specifically oriented toward the batch-type vacuum deposition system. Obviously the same general approach can be also applied to the automation of an in-line process system, although the specific control functions will differ somewhat.

VACUUM DEPOSITION PROCESS CONTROLControl Requirements

The basic vacuum deposition processes covered in this paper are thermal evaporation and sputtering. These two basic processes encompass quite a number of different operations, including:

- (1) Vacuum cycle control
- (2) Pressure control
- (3) Substrate conditioning
- (4) Evaporation source control
- (5) Sputtering control
- (6) Glow discharge cleaning
- (7) Substrate rotation
- (8) Bell jar and base plate cooling

Each of these functions is a somewhat independent operation, although they must be appropriately grouped and coordinated to yield the desired process sequence. Each of these operations requires control functions. In some, the control is based on the behavior of a sensed parameter relative to a desired or setpoint value. Pressure control and base plate and bell jar cooling are examples of this type of control. In other cases, control is based on a timed sequence. As is generally the case for sputtering and glow discharge cleaning, evaporation source control is an example of an operation where both bases of control are used: the soak power level is normally maintained for a timed period, whereas during actual deposition source power is usually controlled to yield a specific deposition rate until a specified film thickness is achieved. During the process control sequence, most of the items listed require only simple on/off-type control of solenoid valves, power supplies in which the voltage or current levels have been set, and motors. "Pressure control" involves adjustment of a variable valve, while substrate conditioning and evaporation source control may involve the control of variable power supplies. Thus, a vacuum deposition process may include a number of steps or operations, but each operation by itself constitutes a relatively simple control requirement which can readily be automated.

Present Control Methods

To date, vacuum deposition processes have been largely controlled manually, although simple controllers are presently available for controlling portions of the process. The latter are

Control system: distributed two functions
in two functions

hardwired, modular devices or units, each controlling a single operation, and are generally limited to two areas: vacuum cycle control and evaporation source control. Evaporation source control is generally accomplished through the combined efforts of two modules or units. One is a monitor unit which determines film thickness and deposition rate, and provides a signal or contact closure when thickness reaches the set point value. The second unit provides a signal for controlling source power during the soak and deposition portion of the cycle, using signals from the monitor unit as the basis for control during the deposition portion.

These methods of control have a number of distinct disadvantages as follows: Frequent attention by an operator is required during the course of the process cycle or run. Even when the previously cited control modules are used, their operation is normally uncoordinated. When the vacuum cycle controller has established the proper environment, the operator is required to initiate the source control cycle or the actual "process". When the latter is completed, the operator must again manually initiate the return of the chamber to atmospheric conditions. Other auxiliary operations, such as glow discharge cleaning, must also be manually introduced in the cycle as required. Thus personnel who might be performing other tasks are tied up in routine equipment operation.

The high degree of operator involvement can also influence the process in at least two other ways. First, since the steps of the process must each be initiated by the operator, unnecessary delays may be incurred between the completion of one operation and the start of the next, thereby reducing the efficiency of the process and increasing the overall run time. Second, since manual control of the process involves a certain degree of operator judgment in some of the steps, the possibility exists for variations in product quality or uniformity from batch-to-batch. All of these disadvantages are ultimately reflected in cost factors which would be improved by automatic control of the process.

Approach to Computer Automation

Automatic computer control of vacuum deposition processes has been technically feasible for some time. The size and cost of the computers which have been available, however, have generally made such automation impractical and economically unsound. Exceptions to this are cases where the computer can be used to control a number of vacuum deposition systems, or where the computer can be used to control a deposition process in addition to performing other duties. The recent advent of small, low-cost minicomputers has changed the picture dramatically. Now an automatic vacuum deposition process controller based upon the use of a small dedicated computer and designed to serve a single system

appears to be both technically feasible and economically attractive. It is to this approach that we now direct further attention. The next section describes an automatic controller based on this approach. The advantages of such a controller are outlined in a subsequent section.

An Automatic Vacuum Deposition Process Controller

It was noted earlier in this paper that a vacuum deposition process is made up of a number of different operations, each of which constitutes a straightforward control problem. An automatic controller based on the use of a digital computer can serve to organize, coordinate, and control the execution of these operations.

Controller Functions: The automatic vacuum deposition process controller could be capable of performing the following functions:

- (1) Automatic vacuum cycle: control of the bell jar; the vent, roughing, foreline, and hi-vac valves; and the ion tube filament. Protection of the diffusion pump from overheating and/or excessive fore pressure.
- (2) Automatic pressure control: control damper valve to keep chamber pressure constant at a preset value for part or all of the operating cycle.
- (3) Substrate conditioning control: control heating (to bake or conditioning temperature), annealing, and cooling of the substrate.
- (4) Thickness-rate functions: using thickness input signal, calculate deposition rate and determine when thickness reaches set point values. These data would be used by the evaporation source control function.
- (5) Evaporation source control: control the cycle of one or two sources (power rise, soak, deposition rate, and shutter).
- (6) Sputtering control: turn on preset filament, anode, and target power supplies at programmed point in cycle and maintain for timed sequence. Monitor target current while sputtering. Interrupt timed sequence and sound alarm if current drops below a preset value.
- (7) Glow discharge cleaning: turn a fixed power supply on for a preset time interval at any of several pre-programmed points in the cycle.
- (8) Substrate rotation: turn substrate rotation motor on and off at predetermined points in the cycle. Fixed speed (manually variable via control not provided).

Dist. del methods sketch.

Deposition of autom. control is with machine.

(9) Bell jar and base plate cooling: turn coolant system on and off. Turn on whenever sensed temperature exceeds a set point value.

Controller Description: The automatic vacuum deposition controller would be based on a small digital minicomputer with a read-only memory. Figure 1 is a block diagram showing the relationship of the controller to the vacuum deposition system, while Figure 2 is a simplified block diagram of the automatic controller itself.

etc.) could be introduced via the thumbwheel switch. (Alternative methods of introducing these inputs might include: (1) potentiometers, whose output signals would be sent to the computer via the multiplexer and analog-to-digital converter and (2) a punched card and card-reader arrangement.)

On-off type manual inputs, such as "cycle start", "automatic recycle", and "reset" would be introduced to the computer by means of a status register. On-off signals from the process, such




Figure 1 - System Block Diagram




Figure 2 - Simplified Automatic Controller Block Diagram

The automatic controller would be fitted with a front panel typically containing the following: An analog meter and a digital (Nixie tube) readout, each with a function selector switch; a four-digit thumbwheel switch with function selector switch; several toggle and push-button switches; and a number of status or indicator lights.

The unit would have connections at the rear for all input signals and for analog and on-off type output (system control) signals. All variable input signals from external sources are assumed to be analog dc voltages. These would include pressure, temperature, and thickness signals. Normalizing amplifiers would be provided to adjust the relative voltage levels of those signals. The normalized signals are fed to the computer by means of a multiplexer and an analog-to-digital converter.

Variable parameters to be displayed could be read out either on the meter or on the digital display. Variable inputs which are introduced manually (set points, soak power, rise times,

as from bell-jar hoist limit switches will be handled in the same way. Two types of control outputs are provided: Digital-to-analog converters provide analog voltages for functions where variable control signals are required. On-off type control signals or contact closures are provided for the operation of solenoid valves and solenoid-operated shutters, turning preset power supplies on and off, operating bell jar hoist and substrate rotation motors, and in fact most of the system control functions.

The input and output interface circuits would be mounted on plug-in cards and housed in unused space in the computer cabinet. The entire automatic controller could be packaged in a small bench-top cabinet, or as a small rack-mounted unit, occupying less than 24 inches of panel height.

Once the various manual inputs are set, normal operation of the system consists simply of pressing the "cycle start" button. No further attention is required until the automatic cycle has been completed and the bell jar has

been raised. Provisions for reset and other controls would be provided, however, for use when manual intervention is felt necessary.

Advantages of Computer Automation

Computer automation of the vacuum deposition processes has significant advantages with respect to either manual control or the use of separate modular units to automate the control of individual operations.

Figure 3 illustrates the cost advantage of computer automation of the vacuum deposition process, as compared with the use of a number of individual hardwired control modules to accomplish the same objective. The diagram shows relative controller cost versus the relative degree of automation. The cost versus features automated for the modular approach will rise at a fairly uniform rate. The cost of computer automation of only a single operation would be rather high, since it would include the cost of the computer itself. Automation of additional features costs relatively little, however, since this mainly involves a revision to the computer program and the addition of appropriate interface circuits. The crossover point at which the cost of computer automation drops below that of the modular controller approach occurs when only a relatively few operations are to be automated. Modular controllers are not known to be available at present for some of the features included within the scope of the automatic vacuum deposition process controller described herein.

with computer automation can save money in many operations and




Figure 3 - Cost Versus Degree of Automation

The computer automated controller also results in a number of performance or operational advantages:

- (1) Flexibility: For the user having varying process requirements it offers flexibility. The operations of the sequence can be quickly added, deleted, and otherwise altered, and set-points can be established by means of switches and other controls on the panel of the automatic controller.
- (2) Process Repeatability: For the user making the same product repetitively, it offers a high degree of process repeatability, once a given sequence has been established and set-point values have been set, resulting in uniformity of the resultant product.
- (3) Process Efficiency: The automatic controller will provide smooth and rapid transition from one operation or step of the process to the next, completing the cycle or run in a minimum of time and thus enhancing the efficiency of the process.
- (4) Personnel Advantages: Once the sequence and set-point values have been established, the operator is only required to press the "start" button, and the complete cycle will be executed unattended. Thus personnel are freed from routine operating tasks.

All of these are ultimately reflected in economic advantages of automatic computer control of vacuum deposition process.

CONCLUSIONS

Although vacuum deposition processes require a relatively large number of control functions, each function is reasonably simple and lends itself quite readily to automatic control techniques. The advent of the low-cost minicomputer now appears to make computer automation of vacuum deposition processes both technically feasible and economically attractive. Automated control offers a number of operational advantages over presently used semiautomatic control methods, many of which are ultimately reflected as additional economic advantages. Hence it may be expected that computer automation of the control of vacuum deposition processes will achieve growing importance in the near future.

Batch Control with a Minicomputer

R. YOUNG, Emery Industries, Inc. and
D. E. SVOBODA, Jackson Associates

At Emery Industries, a minicomputer controls batch production of chemicals, consisting of esterification reactions of fatty acids with alcohols. Functions of the mini-system range from simple alarm and monitoring to ddc. The authors describe the hardware and software for a system that demonstrates the minicomputer's value as an economical, flexible, sophisticated production tool.

FOR PROCESS APPLICATIONS, it's often more economical to design the control system around a digital computer rather than hardware logic components and analog setpoint controllers. Prices of minicomputers start at \$3,000 to \$4,000 without core memory; therefore, for all but the simplest systems, the cost of the computer will be less than the cost of the hardware it replaces.

In addition, the overall effort required to design computer software (even with assembly-language programming) is less than that required for equivalent hardware, and the computer programs are easier to modify. Sophisticated control algorithms that can reduce operating costs—but which are difficult to implement with hardware—can usually be programmed for a computer with little difficulty.

The process control system described in this article performs a variety of functions typical of computer-based systems. These functions include "contact-closure" input and output, analog input and output, direct digital control (ddc) of analog process variables, timing and sequencing of process events, and logging of process variables and events. The computer hardware is discussed first, followed by an explanation of programming techniques.

Hardware for the mini

The computer control system (shown in the figure) is built around Digital Equipment's PDP-11, computer and Peripheral Equipment's 7520-9 magnetic tape unit. Additional equipment consists of analog-to-digital (A/D) and digital-to-analog (D/A) converters, contact closure inputs and outputs, a time-of-day clock for event logging, a 60-Hz interval

timer which provides the time base for the entire system, a mod. form, and a typewriter for logging. Operator messages are presented through an annunciator panel.

The computer memory holds the control program and the parameters associated with each product that will be manufactured. The magnetic-core memory consists of 4192 12-bit words, and has a 1.6-microsecond cycle time.


Computer I/O facilities consist of 12 input and 12 output data lines. Data can be selected and placed on the output lines or accepted from the input lines at appropriate times, under control of the program. In addition, six address lines are used by the external logic to route input or output data to or from external equipment such as contact-closure sensors and D/A converters. Control lines that can be pulsed or tested by the program synchronize the external logic with the control program.

Contact-closure inputs are arranged and addressed in groups of 12 that correspond to the 12-output data lines of the computer. DC input circuits consist of RC filters to take out contact-bounce noise, followed by Schmitt triggers (to convert inputs to logic levels). AC inputs pass through isolation transformers and diodes for conversion to dc. Contact-closure inputs include signals from the annunciator panel, operator pushbuttons, valve-position limit switches, and level detectors.

Contact-closure output hardware consists mostly of solid-state devices, traces for ac output and transistor switches for dc output. A few relays, driven

Flexibil-
Pictorial

Function
keys;
cont.
clos.
ddc
timing
& seq.



by transistors, are used where continuity is desirable in case of a logic power supply failure. The contact-closure outputs are also arranged in groups of 12.

Each contact-closure output has a storage flip-flop which receives and holds the data from one of the output lines. Groups of contact-closure outputs are selected to receive data by codes provided on the six address lines. The outputs include signals to the annunciator panel, motor start/stop signals, and signals to solenoid-operated pilot valves that supply air to the process valves.

Analog voltage inputs are multiplexed to an A/D converter, changed to binary numbers, and put into the input data lines of the computer. Process variables such as temperature, pressure, and flow are entered into the computer via the A/D converter. Manual setpoints (operator-adjusted potentiometers) also pass through the A/D converter.

The D/A converters accept binary output data and produce corresponding analog voltages. A separate converter is used for each analog output, with a range of ± 10 volts; each D/A converter has a separate six-bit address. Analog output voltages go to panel meters which display process variables, and to rick tri-to-pneumatic (E/P) converters which provide air to throttling control valves.

The interval timer generates a time-interrupt signal for the computer every 1/20 of a second, the basic timing for sequencing of the process. The timer also provides a reference for integral and derivative control in the data loops.

The stall alarm consist of two 10-millisecond timers that can be reset by the program. The timers must be reset so that at least one is always running; otherwise, an alarm signal is produced. If a program error or hardware malfunction alters the normal sequence of the program, the timers will not be reset often enough, thereby actuating a stall alarm.

The teletypewriter and clock are used in a conventional manner for event logging. Time in hours, minutes, and seconds can be read from the clock and printed by the teletypewriter with a typical message: 08:16:57 THERMINOL FROM ESTERIFIER LOW FLOW.

Software for the mini

The computer programming, or software, regulates the operation of a computer-controlled process, and constitutes a major part of the design and development effort of such a system. Some of the general tasks for Emery Industries' computer can be mentioned; they are typical for a control computer that is applied to a batch process.

Depending on the product's requirements, the software sequences the valves, provides timing, and monitors the status functions that determine when steps should be taken. The computer checks six variable and 14 logical (yes or no) "endpoints," any combination of which can control the duration of a step or the branching to one of several possible next steps. Computer software must also check a total of 50 temperatures, manual valve positions,

and other status signals that show the system is operating normally. Critical status errors can stop the chemical process.

The annunciation function of the software puts out printed messages (on the teletypewriter) concerning the status indicators and program flow. A self-checking function detects and announces computer malfunctions.

It's impressive that the minicomputer has sufficient capacity for all of these functions. The key to fitting them in was the careful organization of the software into subroutines. Besides the normal advantages of easier troubleshooting and simplified program changes, an important feature of subroutines for this application is that a subroutine can be called many times during a program sequence, which minimizes the total required number of program statements. For a program of routine operations but unique sequence and duration of the operations, this approach greatly shortens its length.

Why use sub-routines.

A general principle of the software organization: every function which is routine is a subprogram, and only those functions unique to the particular chemical product remain in the main program.

One operation illustrates the application of this principle. Changing the combination of the 47 on-off valves of the process system can happen as many as 30 times during the batch process. A change takes two program statements, a valve-change subroutine call followed by an encoded combination. The valve-change subroutine decodes the combination, selects the valves to be opened or closed, and produces a valve-change message which gets printed by the annunciator subprogram. Finally, the proper valves are actuated by the update subprogram which does all I/O functions.

Time-sharing is another familiar tool that has been applied in this system. Simultaneous operation of functions such as output printing, system error detecting, endpoint detection, and ddc was deemed necessary; therefore, a time-interrupt system for time-sharing was devised. The executive control program is divided into 15 equal time slots, each of which contains parts of the programming. Four passes per second through the 15 slots are required for the execution of all statements. At the end of the first 1/6-second interval within each slot, the contents of the accumulator and the address of the next statement to be executed (in that particular time slot) are saved by the executive before going on to the next slot, and on to the 15th.

At the start of the corresponding time slot during the next 1/6 second pass, the accumulator is restored by the executive and the program proceeds as if the interruption had not taken place.

An executive "fork control" subroutine (an un-

conditional jump) permits programming in one slot to alter the flow of that in another slot. Parameter values in one time slot can be read or modified from another slot.

The ddc loops go into a single time slot. These loops are the digital-computer equivalent of analog control loops that operate valves. Five valves control nine process variables. Each loop has setpoint inputs from the main program and process variable inputs from the update program. The control algorithm resembles that of a normal analog loop, except that summation replaces analog integration and digital differentiation replaces analog.

A "tune-up" control panel permits rapid optimization of various constants for these loops. Considering the computer speed and the time constants of this application, the ddc control is indistinguishable from analog control but it is much easier to tune and modify.

Because of possible failures, safeguard procedures have been included in the software design. Manual takeover of any valve or any ddc-loop setpoint is possible; these options are designed so that automatic control can be reestablished smoothly.

For safety as well as convenience, all of the above software is stored on magnetic tape which is read into the computer by a simple loader program. Normally, all subprograms remain in the computer core and only the main program is read in at the beginning of each chemical process. Provision for updating the magnetic tape is also part of the software.

Where to store the software.

In Emery Industries' system, every phase of real-time computer usage is represented—from simple alarm-point monitoring to unattended direct digital control with self-checking features. The system has been designed so that the operator can interact with the control system to alter setpoints if necessary, or adjust the control system to handle process upsets manually if the need arises.

Some of the software concepts borrowed from computer time-sharing technology (which permit many subroutines to be activated simultaneously), contributed to the flexibility of the system. This organization permits a new main program to be written for an entirely new product with a minimum of effort, inasmuch as the main programs consist primarily of a sequence of calls to the various utility subroutines, along with their required endpoints and setpoints.

Dr. Robert Young is Director of Engineering at Emery Industries, Inc., Cincinnati, Ohio; Dr. Dean E. Svoboda is a consultant with Jackson Associates, Columbus, Ohio. Article is based on paper presented at the Conference on Solid-State Devices for Industrial Applications, sponsored by IEEE with ISA as a cooperating society, Cleveland, 1970.

Part 5 Process Control Applications Including Direct Control, Supervisory Control, and Advanced Control

Introductory Comments

Automation in the process industries has been under way for many years. The variety of applications is extensive. ~~Early systems tended to use a rather large process control computer to implement many applications in a single plant. The advent of the minicomputer has provided an alternative, namely, the dedication of a minicomputer to a single task or, at most, a small number of related tasks. This approach to automation has been termed "islands of automation" as opposed to overall or integrated automation of a plant. This leads, of course, to an alternate set of problems, intercomputer communication, since various minicomputer applications will be required to share information concerned with resources, orders, etc.~~

The papers in this part describe the various control applications that arise in industrial processes. They are selected in order to illustrate the variety of problems, the variety of control theory, and technology that can be applied, and the problems of implementing such systems. The first paper by R. J. Mooly describes in some detail various applications in a typical process plant which provide opportunity for a great variety of different control theories to be applied. The organization of such a complex control system is important, for it may mean the difference between success and failure in any specific instance. Mooly describes the way plants are organized and how controls themselves must be organized in order to provide an effective system.

The second paper by J. M. Lombardo describes control at the lowest level, namely, direct control where the function of the computer is to directly manipulate valves, voltages, etc. in the plant. Of importance here is the integration of the operator into the control system as well as the constraints imposed by reliability. In particular, the design of the application must take into account the backup of the control system, the so-called set-point stations, which may be used to switch between computer control and manual control and which influences greatly the organization of the direct digital control system. This paper also illustrates the variety of input/output devices through which a minicomputer must communicate with human beings and the process. The third paper, by E. H. Gautier, M. R. Huribut, and E. A. E. Rich, gives an alternative

*islands of
automation*

view of computer control. They stress the experience that has been gained from controls installed in over thirty cement plants and discuss operator communication, interfacing, and hardware and software problems in detail.

The last two papers look at smaller process control systems. E. S. Dettlin discusses the application of a minicomputer to the control of basis weights and moisture on a paper machine. The important result in this paper is that a dedicated application such as this still requires a rather complex hardware/software control theory system to make it effective. That is, in addition to the implementation of the feedback control algorithms themselves, additional techniques for determining appropriate parameters of the system and design of the resulting controller parameters are necessary ingredients in minicomputer software. This, coupled with operator communication requirements, implies that even in a dedicated application the overall system must be very carefully considered in the design. The techniques discussed in this paper are an illustration of one of the best applications of minicomputers in the process industries.

The last paper by C. P. Pracht illustrates the use of control theory in minicomputers, which cannot be economically applied without a digital computer. This is in contrast to many applications where the computer duplicates the function of an analog control system but perhaps at lower cost. Through the use of fast-time simulation, relatively complex problems can be solved readily in an off-line manner.

The overall intent of this part is to illustrate that the variety of applications that can be implemented with minicomputers in the process control area is limited only by one's imagination. However, successful implementation demands a rather thorough systems analysis of the hardware requirements, software requirements, operator communication, hardware and software, and the theory necessary to support the application.

on production

Bibliography

- [1] "In-plant sensors help schedule work and watch costs in brass rod mill," R. L. Aronson, *Contr. Eng.*, vol. 17, July 1970, pp. 40-43.
- [2] "Control problems in papermaking," K. J. Astram, *1966 IBM Scientific Symp. Control Theory and Applications*, pp. 136-181.
- [3] "Goal: five paper machines under computer control," J. N. Beirstow, *Contr. Eng.*, vol. 16, Jan. 1969, pp. 120-123.
- [4] "Dynamic control of the cement process with a digital computer system," T. Bay, C. W. Ross, J. C. Andrews, and J. L. Gilliland, *IEEE Trans. Ind. Gen. Appl.*, vol. IGA-4, May/June 1968, pp. 294-303.
- [5] "Atlantic Richfield automates for safety and efficiency," W. B. Bleskley, *Oil Gas J.*, Apr. 19, 1971, pp. 110-113.
- [6] "The digital computer in real-time control systems," A. S. Buchman, *IEEE Trans. Aerosp. Electron. Syst.*, July 1970.
- [7] "Minicomputer grades steel strip on-line," H. S. Drewry and W. R. Edens, *Instrum. Technol.*, Jan. 1971, pp. 49-53.
- [8] "True computer systems play a big role in pipeline control," *Oil Gas J.*, June 21, 1971, pp. 130-137.
- [9] "Economic justification for digital control of a batch process," R. G. Fritchie and E. F. Schepin, *Contr. Eng.*, vol. 17, July 1970, pp. 54-56.
- [10] "On-line sampling saves valuable ore," F. W. Glow and S. J. Bailey, *Contr. Eng.*, vol. 18, Jan. 1969, pp. 117-123.
- [11] "Direct digital control at Lone Star's Greencastle, Indiana, plant," D. L. Grammer, *IEEE Trans. Ind. Gen. Appl.*, vol. IGA-6, Sept./Oct. 1970, pp. 480-487.
- [12] "Computer control of motor gasoline blending," R. J. Lether, *1967 Comput. Conf. Proc.*
- [13] "Automation in the steel industry," A. Miller, *Automation*, Nov. 1966, pp. 7-14.
- [14] "Survey of real-time on-line digital computers," H. H. Rosenbrock and A. J. Young, *Proc. 1966 IFAC, 3rd Cong.*
- [15] "Process performance computer for adaptive control systems," F. A. Russo and R. J. Velek, *IEEE Trans. Comput.*, vol. C-17, Nov. 1968, pp. 1027-1027.
- [16] "Minicomputers rethink NC," J. E. Sanford, *Iron Age*, Feb. 18, 1971, pp. 53-57.
- [17] "Sequence control for batch polymerization," F. H. Schreiner, *Contr. Eng.*, Sept. 1968, pp. 96-100.
- [18] "Bumpless transfer under digital control," R. Uram, *Contr. Eng.*, vol. 18, Mar. 1971, pp. 59-60.
- [19] "Modelling and programming for direct digital control," G. V. Woodley, *ISA J.*, Mar. 1966, pp. 48-54.

RAYMOND J. MOULY, SENIOR MEMBER, IEEE

Abstract—A survey of current trends of systems engineering in the glass industry is presented. The central theme is that systems engineering is the technique through which the process of our time—the information revolution—accomplished by the digital computer, is exerting its impact on the industry.

Systems engineering is examined on a basic process, a network, and the production system is defined as a pyramidal, hierarchical structure. Process models which have been developed primarily for control purposes are reviewed; examples of theoretically or experimentally developed models are given. In computer control applications, a major trend is toward extending integrated real-time information processing systems consisting of several computers connected through a communication network. The development of the human components in the production system, particularly management structure, is considered as an essential aspect of the overall system development.

I. INTRODUCTION

ABOUT 200 years ago, the invention of the steam engine marked the beginning of the first industrial revolution. The mechanical age had begun, characterized by, in the words of Melman [1], "the technique of fragmentation that is the essence of machine technology," with its emphasis on the individual control of the fragmented parts without marked concern for their interaction and the behavior of the process as a whole.

The mechanical age is now receding. We are living in the "electronic age." The information revolution—the process of our time—is taking place, forcing us to reshape and restructure our processes and to move inexorably from fragmented, slow, and informal control practices to a philosophy of global, instantaneous, and systematic control.

These statements provide the background for the survey that follows. It consists of three major parts. First, in Section II, some fundamental systems engineering concepts will be reviewed. Then, in Section III, examples of the application of these concepts in the glass industry will be presented. Finally, in Section IV, the role of human factors in systems engineering will be discussed in a general way.

II. GENERAL SYSTEMS ENGINEERING CONCEPTS

A. Definitions

What do the terms "systems and systems engineering" mean? There are almost as many definitions as there are writers on the subject. The concept of systems is an ancient one. An early reference can be found in this quotation from




Fig. 1. Physical system design approaches.

St. Paul: "There are many members, yet but one body." A modern definition [2] reads as follows: "A system is any collection of interacting elements that operate to achieve a common goal." Systems engineering is the art or the technique of building systems. This, in itself, would not be a new activity were it not for two factors which characterize systems engineering and set it apart from conventional engineering. The first factor is the formal awareness of the importance of interaction between the parts of a system. The second factor is that systems engineering implies integration. It says that the whole is more than the sum of the parts.

Designing a system consists of translating a task statement into a specification of the system to be built. There are two fundamentally different approaches to the system design problem. They are, as defined by Athans [3], the direct or ad-hoc approach and the usual or standard approach (Fig. 1).

The direct approach is often referred to as the art of engineering. It consists simply of building a system which does the job. The direct approach is acceptable for small systems, but as systems become increasingly complicated and extensive, it is frequently inadequate if optimum design is to be achieved. In addition, the risk and costs involved in extensive experimentation might be prohibitive.

The usual or standard approach is the technical or scientific approach; it begins with the replacement of the real world problem by a problem involving mathematical relationships. In other words, the first step consists of formulating a suitable model of the physical process, the system objectives, and the imposed constraints. Simulations of mathematical relationships on a computer often play a vital role in the search for a solution. Various alternative designs can be compared and evaluated. Then, and then only, a system is built.

Practically the design of a large and complex system is often achieved through the combined use of the direct and the standard approaches. The direct approach is likely to be used in the structuring of the whole system, whereas the standard approach will be taken for the design of

Manuscript received December 21, 1965. This paper was presented at the 5th International Congress on Glass, London, England, July 5, 1965.

The author is with the Technical Staffs Division, Corning Glass Works, Corning, N. Y.

various components. The standard approach has been extensively used by engineers for the design of control systems.

The manufacturing process is the system we are interested in. I shall discuss its nature from a systems engineering viewpoint and particularly examine the role of the information network and show how it relates to the economics of process control.

D. Hierarchical Process Control [4], [5]

The manufacturing system, whether it be a major process, a plant, a multiplant operation, a company, or even a whole industry, can be described as the pyramidal structure shown in Fig. 2, consisting of two distinct elements: the physical process and the controller. The controller's function is to manipulate the plant in order to optimize the process with respect to the manufacturing system objectives.

Somewhat arbitrarily, a hierarchy of three interacting control functions can be identified. At the first level, we find the process control functions which include the single and multiple variable control activities usually associated with the control of process units. Production control at the second level is the guidance for the utilization of production facilities; it covers such activities as scheduling, inventory control, cost control, and invoicing. The management control functions at the third level include the setting of objectives to be achieved by the system within the constraints of policy.

Examining the hierarchy of control levels, we can identify a hierarchy of control functions—regulation, optimization, adaptation, and self-organization—as we move toward the top of the pyramid. It can also be observed that, as we advance toward the higher levels of control, the emphasis on the physical variables decreases as the economic variables play an increasingly important role in the decision making of control functions.

Other important characteristics of the control system are the decreasing frequency of the controller action and the increasing complexity of the decision-making process as one rises through the hierarchy of control levels. It should also be pointed out that control problems at the lowest level are essentially those of a deterministic system, whereas as one rises through the hierarchy, the nature of the problems becomes increasingly probabilistic.

This hierarchical control structure can be identified in most industrial processes although not always in a systematic form. We find that machines, such as controllers, sequential control systems, etc., are carrying out automatically some of the control functions at the lowest level of control, but that most of the control functions are still exercised directly by human beings (process operators, supervisors, schedulers, and managers). All of these controllers—human beings or machines—have one common characteristic: their operations are information and are part of the information network of the system.




Fig. 2. Plant functions.

The importance of the information network within the manufacturing process cannot be overemphasized. It is the interconnecting tissue which relates the other five process networks: materials, orders, money, personnel, and capital equipment [6].

Efforts to automate process control functions took place initially at the first level of control with the application of process controllers. Little could be done at the higher levels until 20 years ago, when the invention of the digital computer marked the beginning of a new era. This second industrial revolution, the information revolution, which has already deeply affected our concepts of process control, has developed along two somewhat distinct paths. On the one hand, with the availability of data processing machines, attempts have been made to automate part of the control functions at the third level. On the other hand, during the past 40 years, computers have increasingly penetrated the industrial process, production control field at the first and second levels.

Today, the availability of reliable on-line process control computers makes it possible to affect in real time the entire information network of the production process and to implement integrated systems that will perform control functions at all levels of the hierarchy. Such systems are technologically feasible. Why should they be implemented? Technological feasibility is not enough. Powerful economic incentives must exist if the technique is to be applied extensively by competitive industries. In order to answer the question, we should examine the nature of the relationship that exists between the processing of control information and the economics of the process.

C. Process Control and Process Economics

We know, intuitively, that there is a relationship between these two subjects, but it is only recently, however, that the quantitative nature of this relationship has been established. Trapeznikov shows in a recent paper [7] that controlling a process consists in ordering information. Any process or system left to itself under natural conditions will tend to become increasingly disorderly; the

Two elements: Physical System & Controller

Reg. Optim. Adap. Self-org.

Management

Production

Process




Fig. 3. Process effectiveness—control information curve.

entropy of the system will increase. ~~The purpose of controlling the process is to counteract the growth of disordering. Control is work for ordering.~~

~~A fundamental relationship relates the system efficiency to the amount of control information I~~

$$\eta = \frac{1}{1 + B_d U/I_0}$$

B_d being the measure of the degree of disorder in the system associated with the amount of control information I_0 .

Efficiency should be taken here in a very general sense, and in particular, it can be looked at as profit. The relationship, illustrated in Fig. 3, can be looked at as a formal expression of the "law of diminishing returns" or of the "cost-effectiveness" relationship applied to control systems. It is quite similar to the familiar S-shaped relationship between return and effort expressed in monetary units.

Important practical conclusions can be drawn from these considerations:

- 1) ~~Process effectiveness increases rapidly at first with increasing knowledge, but because of the basic non-linearity of the relationship, the investment in control should not exceed a certain economically justifiable level.~~
- 2) ~~In order to achieve the maximum overall effectiveness, it is necessary to attain the same degree of effectiveness at all levels.~~
- 3) ~~Since the automatic control of information at the higher levels has received little attention as traditionally, the major function of instrumentation and control engineering has been to increase the ordering of information at the process control level, the first level of the control hierarchy. The automatic coordinated control of major units has not progressed as rapidly, basically because until recently no control tools were available to process reliably control information in real time. It should, consequently, be realized that the enormous potential of automatic process control at the higher levels would be lost because of the inherent high information disorder usually found at these levels of control.~~

in no decision.

III. SYSTEMS ENGINEERING IN THE GLASS INDUSTRY

I shall now review specific examples of applications of systems engineering concepts in the glass industry. I shall focus on two subjects—process modeling and computer control systems.

A. Process Models and Modeling Techniques

The plant or process is the central and most fundamental issue. In process control, knowledge of process behavior comes first. Models which represent the essential aspects of the process are needed in order to apply the standard approach to systems design.

~~A model is defined as "a quantitative or qualitative representation of a process or endeavor that shows the effects of those factors which are significant for the purpose being considered" [8]. We shall not consider either physical scale models, such as tank models using viscous solutions [9]–[11], or activity models, such as PERT, but will discuss only models in which mathematics is used to describe the salient features of the process behavior and which are intended primarily for use in the synthesis of control systems. The mathematical relationships of interest are those which relate the process inputs, manipulated variables, and disturbances to the intermediate variables and outputs (Fig. 4). It is essential for process control problem applications that these relationships account for the dynamic behavior of the system.~~

Models can be classified as experimental or theoretical according to the techniques through which they are developed. ~~Experimental modeling [10] requires the observation of the process variables in order that the state of the process may be recorded under a variety of conditions. Intentional perturbation of the process through the manipulated variables and inputs is usually necessary to obtain accurate relationships. The trend is toward the increasing use of automatic data acquisition and processing techniques to determine the quantitative relationships that exist between the process variables.~~

~~In theoretical modeling, the mathematical description of the process is built by writing the exact equations which govern the behavior of the process, such as conservation of mass, energy and momentum and the fundamental equations of heat transfer and fluid flow.~~

In any case, the validity and usefulness of the model generally depend heavily upon the ingenuity of the model builder, his clear understanding of the purpose of the model and his prior knowledge of the process.

Several examples of experimental and theoretical models developed for the design of control systems in the glass industry will be reviewed in the following.

~~Double Tubing Process Model [13]: This first example is one of an experimental model. The problem is to develop an automatic process control system for a double tubing process used in the manufacture of fluorescent tubing.~~

The process is shown in Fig. 5. Glass is delivered to the forming process through a refractory ring placed at the

Page 15

36




Fig. 4. Basic process.




Fig. 5. Vello tubing process.

*Clasif. de variables:
intermedia: Pres.
controlada: Diám
Manipulada: Posición Válvula*




Fig. 6. Power spectra—manual and automatic control of tubing diameter.




Fig. 7. Vello tubing process with automatic diameter control system.

bottom of the bowl. Air is blown through a pipe in the center of the ring while the tubing is drawn by a pulling machine. At the end of the runway, a cutting machine cuts the tubing into tubes of proper length.

The experimental mathematical model used to describe this process consists of two parts. The first part is a set of linear incremental differential equations expressing the relationships between the manipulated variable, valve position, the intermediate process variable, forming pressure, and the controlled variable diameter. The equations given below were obtained by experimental step-response techniques.

$$\frac{\Delta \text{forming pressure}}{\Delta \text{valve position}} = \frac{T_1 s + 1}{a T_1 s + 1} \frac{K_1}{T_2^2 s^2 + 2\zeta T_2 s + 1}$$

$$\frac{\Delta \text{diameter}}{\Delta \text{forming pressure}} = K_2 e^{-\lambda s}$$

STEP RESP

DEL DEL

Del. del. por. del. del.

The second part of the model is the statistical description of the controlled variable. This description is in the form of power spectra and histograms. The power spectra, Fig. 6, characterize the way the diameter variations occur. Significant disturbances will take place at the process natural frequency, $\omega = 1/T_2$ rad/min. Consequently, an effective automatic control system must control diameter variations occurring up to this frequency. This is a statistical description of the process. The second part of the model is the statistical description of the process. The power spectra and histograms are used to improve the process. The power spectra and histograms are used to improve the process. The power spectra and histograms are used to improve the process.

STATIST.

STATIST. HISTOGRAM




Fig. 8. Histograms of diameter error (a) Manual, (b) Automatic diameter control. (Note: σ automatic = 0.5 σ manual.)

Control of Casseroles

These process models, incremental differential equations, and statistical models were used in a digital computer simulation to evaluate a number of possible control system configurations. The control system of Fig. 7 was selected; it is a cascade control system in which the forming pressure is controlled by a high gain, large bandwidth loop, and the diameter is controlled by a low gain, low bandwidth loop.

The histograms, Fig. 8, characterize the performance of the system under manual and automatic control. It is seen that the automatic control system reduces the diameter variations by 50 percent.

P. 100

2) Ribbon Machine Process Model [14]: Two models were developed in connection with the design of a computer system for the automatic control of the dimensions of bulbs made on a ribbon machine (Fig. 9). These models which account for the process behavior, including the quality control sampling procedures, were used in a digital computer simulation to evaluate alternate control strategies.

The first model is the matrix in Fig. 10. It was determined experimentally and represents the relationships that exist between the most significant process variables.

The second model was developed for the analysis of the particular control problems resulting from the fact that only small, relatively infrequent samples of the end product quality can be obtained for feedback control. This problem was investigated in a digital computer simulation study of a one-variable control loop with quality data used as the feedback measurement and a long transport delay as the significant process dynamic element. The process disturbances were simulated by the sum of an assignable periodic disturbance and a random disturbance. This study indicated that the sample mean was the best indicator of average process performance and that the stability of the system in response to the assignable disturbance depended only upon the control system design parameters.

Simul. del. disturb.

The computer process control system schematized in Fig. 11 was developed on the basis of these studies. The automatic control of the low-frequency components of the error signal resulted in a significant reduction of the variability of the product dimensions.

Exp.

3) Glass Tank Output: Another example of experimental modeling is given by Hestink in his investigation of the dynamics of a glass tank [16]. When the composition of the bath in a continuous furnace is changed abruptly, there will follow a change in the glass composition at the output of the tank. Comparing this change in glass composition to the step change in batch, the transfer function for composition of the melting furnace may be determined; two cases are considered with and without outlet return.

In general, the transfer function may be approximated by a transportation lag T_D and a first-order system with time constant τ . If the glass in the furnace were ideally mixed, the transfer function would have only one time constant T_D , which is also the mean residence time




Fig. 9. Ribbon machine process.

PROCESS OUTPUTS	PROCESS INPUTS					MANIPULATED VARIABLES
C_1	$\frac{K_1 T_1^{n_1}}{s^{n_1+1}}$	$K_2 T_2^{n_2}$	$\frac{K_3 T_3^{n_3}}{s^{n_3+1}}$	0	0	U_1
C_2	0	0	K_4	0	0	U_2
C_3	$\frac{K_5 T_5^{n_5}}{s^{n_5+1}}$	K_6	$\frac{K_7 T_7^{n_7}}{s^{n_7+1}}$	0	0	U_3
C_4	$\frac{K_8 T_8^{n_8}}{s^{n_8+1}}$	K_9	K_{10}	K_{11}	K_{12}	U_4
C_5	0	$K_{13} T_{13}^{n_{13}}$	0	$K_{14} T_{14}^{n_{14}}$	$K_{15} T_{15}^{n_{15}}$	U_5
C_6	0	$K_{16} T_{16}^{n_{16}}$	0	$K_{17} T_{17}^{n_{17}}$	$K_{18} T_{18}^{n_{18}}$	U_6

Fig. 10. Ribbon machine process model.




Fig. 11. Ribbon machine process computer control system.

Modelo: TRANS. LEY + first order




Fig. 12. Glass composition response to a step change in batch composition.




Fig. 13. Forehearth channel—cooling zone cross section.

of the glass in the furnace. The mean residence time may be estimated by dividing the furnace glass capacity V_f by the average glass output Q . Comparing T_L , τ , and T_{fd} can give some idea as to what extent the glass is ideally mixed. The derivative of the step response gives the residence time distribution of the glass. Fig. 12 illustrates some experimental results.

For a furnace with a glass capacity of 200 tons and a pull of 90 tons/day, $T_{fd} = 50$ hours; the transfer function without cullet return consisted of a transportation lag $T_L = 3$ hours and a time constant $\tau = 40$ hours. With a cullet return of 30 percent after 20 hours, the transportation lag was 3 hours as before, but the time constant increased to 100 hours.

Theory
 a) Formulation of system equations: The forehearth model developed by Duffin and Julevska (1) illustrates the methodology used to construct a theoretical model based on physical laws of nature. The development of the theoretical model usually involves the following steps: 1) formulate the system equations based on physical laws, 2) apply appropriate boundary and initial conditions, and 3) solve the equations by analytical or numerical means.

The forehearth delivers the glass in an open channel from the furnace to the forming machine and conditions the glass to a predetermined delivery temperature by means of wind cooling and gas heating as shown in Fig. 13.

a) Formulation of system equations: The basic energy equation—The general differential equation for heat transfer of a flowing stream of molten glass in a rectangular channel is derived by employing the principle of conservation of energy. By taking an energy balance on a differential volume element of dimensions dx , dy , dz , the energy equation is

$$\frac{\partial}{\partial y} \left(k' \frac{\partial T}{\partial y} \right) + \frac{\partial}{\partial z} \left(k' \frac{\partial T}{\partial z} \right) - \frac{\partial}{\partial x} (\rho C_p V_x T)$$

rate of energy input by conduction and radiation rate of energy input by mass flow

$$= \rho C_p \frac{\partial T}{\partial t} \quad (1)$$

rate of accumulation of energy

In deriving (1), the following assumptions are made.

i) Heat flow by radiation can be regarded as being due to a "radiation conductivity" of $8T^3/\alpha$, where T is the absolute temperature and α is the absorption coefficient for the energy of wavelengths corresponding to temperature T . The factor k' in (1) is defined as the true conductivity plus radiation conductivity.

ii) The effective conductivity k' , density of glass ρ , and the specific heat of glass C_p are not temperature dependent (hence not a function of the space coordinates).

iii) The velocity V_x in the x direction (direction of flow) is not a function of x . Thus (1) reduces to

$$\frac{k'}{\rho C_p} \left[\frac{\partial^2 T}{\partial y^2} + \frac{\partial^2 T}{\partial z^2} \right] - V_x \frac{\partial T}{\partial x} = \frac{\partial T}{\partial t} \quad (2)$$

Equation (2) is applicable only in the interior of the glass. To completely specify the system, appropriate boundary and initial conditions must be supplied. These are the following.

i) The temperature distribution on the glass-refractory boundaries at the bottom ($y = 0$) and the sides ($z = W$) of the channel are assumed to be time-invariant and linear functions of the space coordinates.

$$T(x, 0, z) = \phi_2(x, z) \text{ is specified} \quad (3)$$

$$T(x, y, w) = \phi_2(x, y) \text{ is specified.}$$

ii) At the interface between the glass and the gas ($y = d$), the boundary is a radiating boundary where the glass is exchanging radiant energy with the channel enclosure (refractory crown). Further, the gas in the space between the glass and the crown also exchanges heat with the system through convection and radiation. The equation for the glass-gas interface is again derived based on energy balance

$$k' \frac{\partial T}{\partial y} \Big|_{y=d} = \sigma F (T_{\text{glass}}^4 - T^4) - h(T - T_{\text{gas}}) \quad (4)$$




Fig. 14. Melting system schematic.

where

- σ Stefan Boltzman constant
- F view factor derived with the assumption that the glass surface and the crown are two opposite infinite parallel planes
- A gas heat transfer coefficient
- T_{crown} , these temperatures are inputs to the model and
- T_{gas} must be either assumed or determined by measurement on actual forehearths.

ii) Since glass temperature is symmetric with respect to the center of the channel ($x = 0$),

$$\left. \frac{\partial T}{\partial x} \right|_{x=0} = 0. \quad (5)$$

iv) At time zero, the temperature distribution at some location X must be specified as an initial condition. Usually the temperature distribution at the inlet to the forehearth is given.

b) Numerical solution: Equations (2) (5) and the appropriate initial conditions completely specify the system. The equations are partial differential equations of the parabolic type with nonlinear boundary conditions. Because of the complexity of the problem, an approximate numerical solution is the best that can be obtained. The equations are written in a finite difference form and can be solved on a digital digital scientific computer.

c) Applications of the model: This model is applicable to the systematic design of a temperature control system for an existing forehearth. Studies can be made with the model to evaluate control systems which will deliver glass at constant temperature to the forming machine on the forehearth. It can also be used to study the effect of disturbances in the inlet glass temperatures, ambient temperatures, and glass flow rate changes.

3) Multipurpose models: One of the earliest examples of the application of modeling techniques to the analysis of

control system problems in the glass industry is given by Oppelt [17]. His paper presents a conceptual elementary multivariate dynamic model of a glass tank and suggests improved control strategies using feedback and feedforward techniques.

~~Another example of theoretical modeling concerns the melting system illustrated in Fig. 14, consisting of raw materials input and storage, batch mixing and storage, melting, collet recycle, and control systems. The study made by King [18] is important in that it develops models for process units, such as storage silos, mixers, etc., and demonstrates the use of these models in the analysis of systems design and operation through simulation.~~

The first step in approaching the problem is to construct mathematical models for all the process units by taking one of the most important aspects of the entire process into consideration: the physical transformation of granular material.

A general model is developed which, when specialized, can be used to model silos, mixers, and mixing tanks along with other process components. This general model will be described briefly for a silo.

A silo is defined as a temporary storage device whereby granular material is dumped into the top, stored, and at some later time removed from the bottom. The model was developed under the following reasoning.

- a) The filled silo is divided into spaces of batch volume size (refer to Fig. 15).
- b) Associated with each space is a corresponding batch and its describing constituent vector.
- c) When a batch is removed from the bottom, all the batch constituent vectors above it move down one space.
- d) When the material is either entered or extracted, it is done discretely in time.
- e) Because of the mixing effect between adjacent batches, the output batch is some combination of any input batch.




Fig. 13. Schematic silo.

f) All materials which are placed in the silo together have equal or nearly equal densities.

g) A batch of materials, or any part thereof, has a maximum and a minimum length of the silo to transverse, and this transverse occurs within some maximum and minimum number of output batches.

These assumptions, together with mass and impulse balance, yield the following set of equations:

$$Y(K) = \sum_{i=1}^m W_i(K) - X_i(K) \quad (6)$$

$$\sum_{i=1}^m W_i(K) = 1 \quad (7)$$

$$\sum_{i=1}^m W_i(K - i + 1) - X_i(K - i + 1) = X_1(K) \quad (8)$$

$$X_1(K) = X_2(K - 1) = X_3(K - 2) = \dots = X_m(K - m + 1). \quad (9)$$

By substituting (9) into (8), then rearranging it, there results

$$W_1(K) = 1 - \sum_{i=2}^m W_i(K - i + 1) \quad (10)$$

where

$X_i(K)$ constituent vector of the material at the i th position in the compartmentalized silo, just prior to the K th output

$Y(K)$ K th output batch constituent vector
 m maximum range over which an input batch will be spread over the output batch

$W_i(K)$ the weighing value which designates the percentage of inputs that are in the output at time NT .




Fig. 16. Activity realms.

The weighing values are assumed to be of a statistical nature. The particular disturbance associated with the random variables of the model is dependent upon the particular silo to be modeled and the material to be stored. Thus the weighing values not only must satisfy the constraints imposed by (7) and (10), but also must be generated in accordance with the information extracted from the actual data obtained by conducting experiments on a particular silo. Once the weighing values are determined, (6) can be used to express the physical transformation taking place between input and output batches within the silo.

The second step is to combine all the component models into a "multiactivity system." Broadly defined, the model is composed of four activity realms (Fig. 16). The first realm defines the functions of the components of the process. The second realm defines the interactions and performs structure coordination. The third realm defines the supervisory functions (control), and the fourth realm defines the policy making and planning functions.

The complete system model for batch systems is amenable to digital computer simulation and has been used to investigate process design and control problems.

6) ~~Conclusions~~ As in the case in other process industries, it appears that the lack of suitable process model will remain the major obstacle to the implementation of advanced control systems in the glass industry. As a rule, relatively unrefined control concepts are applied.

Although experimental techniques probably offer the best practical short-term approaches to the problem of process modeling, the formal modeling of process units offers various long-term advantages, especially when the modeling can be combined with model-based control design. Although the cost of this approach is relatively higher and more time consuming, the potential gains in the ability to establish consistently high process control are high.




Fig. 17. Plant process control computer system.

Finally, much remains to be done in the area of modeling and control technology for large systems consisting of a number of process units. A particularly important problem is the incorporation in the model of the economic and information aspects of the process.

B. Computer Control Systems

The essential role played by the controller of the manufacturing process, the information network, was discussed in Section II-B. It was stated that the computer technology makes it now possible to automate control functions at all levels of the hierarchy. It is within this framework that we will now survey, on the basis of scarce published information, the status of the implementation of such systems in the glass industry.

One of the first computer control systems implemented in the glass industry was mentioned in the section on process modeling (Section III-A). It is the process computer control system developed for the automatic control of a ribbon machine [14]. This system performs control functions only. The structure of the system is depicted in

Fig. 17. Quality control information is entered manually and processed by a process control computer which in turn manipulates a number of variables on the forehearth and ribbon machine.

Another example of process computer control application is given by the control system used in the plants of the Owens-Corning Fiberglas Corporation. On the basis of published information, it appears that these systems are essentially process control systems performing first level control functions in the melting and delivery areas of the process, although some production scheduling might be effected in some instances [19]-[21].

Other supervisory control applications have also been announced recently by glass container manufacturers [22], [23]. Computer control systems are being used for the control of batching, melting, and inspecting operations at the Lakeland, Fla., plant of Owens, Illinois. The function of the computer is to supervise and monitor the entire process.

Recent publications indicate significant developments in the process control area. The trend toward automatic control




Fig. 18. Plant process control computer system with central control room.

and automated process control systems in the Ford Motor Company's Dearborn, Mich. The process computer control system controls a float glass manufacturing process [24], [25]. The system as illustrated in Fig. 18 handles approximately 40 closed control loops and monitors close to 500 process variables. The real-time monitoring functions cover the production process, including temperature, and gas flow. Monitoring of the production process and the quality improvement is essential. The system, which results in reduced manufacturing costs through improved quality and in increased production rates, is a good example of handling background variables in a real-time process control system. The central control room is represented in Fig. 19. The operator console, on-line printer, alarm typewriter, television display and recording devices, and graphic panels can be identified. The scarcity of recording instruments is apparent.

On the basis of these examples, it would appear that the glass industry, following the trend pioneered by other




Fig. 19. Central control room—Ford Motor Company (Dearborn, Mich.).




Fig. 20. Integrated plant control system.

process industries, is slowly moving, in an evolutionary fashion, toward computer-directed, central, process control systems.

It is believed that the trend toward integration will not stop at the process control level, but that production control and management control functions will progressively be included into the design of fully integrated on-line, real-time control systems. The diagram in Fig. 20 illustrates the structure of a possible integrated plant control computer system based on functional design—it is an integrated system because it performs both the process and production control functions on line and in real-time. The information flow, data collection and report generation are highly automated. The overall status of the entire plant is available on a minute-to-minute basis. This permits the effective implementation of advanced management techniques with decisions made on the basis of quantitative information available where and when needed. There is no evidence that such integrated control systems are in operation today although, as we mentioned previously, some of the existing control systems might already have developed to include some production control functions.

The series of diagrams, the last one in particular, also suggests a clear trend toward making computing power available as a utility throughout the system in much the same way as electric power is available today.

The integrated control systems approach should naturally be expected to affect our basic concepts of plant design and operation. In particular, it should be expected to have a very significant impact on the management and organizational structure of the plant. This is the subject that will be discussed in the following section.

IV. HUMAN FACTORS [26]–[29]

The emphasis of this survey has been so far on the economic and technological aspects of systems development in the glass industry. We have discussed problems relating to the development of the automatic control loop represented by the diagram in Fig. 21, symbolizing the physical process controlled by an on-line computer. But manufacturing systems are man-machine systems, organizations whose components are men and machines, tied by a communications network, working together to achieve a common goal. Such is likely automatic computer control systems. The place of the human terminal is in Fig. 22




Fig. 21. The automatic control loop.




Fig. 22. The man loop.




Fig. 23. Man-machine system development.

suggests. Man communicates with the system through programming, control data entry, and instrumentation. He further observes the process to evaluate, through the use of his intelligence, judgment, and values, the performance of the automatic control loop in relation to his criteria of adequate or optimal systems performance.

Of particular concern today to those involved in development of integrated control systems is a need for an assessment of man as a component in man-machine systems whose developmental needs resemble those of the machine or hardware components. Planning for the design and development of human components of systems has not been as systematically pursued in the past as it might have been. Characteristically, systems were designed and developed first and assumptions were made that the human components required either existed or could be found or could be trained to operate this system. Only in relatively recent years, especially with the advent of extremely complex military and aerospace systems, has an increasing awareness developed of the need for systematic design and development of human-system components. In the

United States this is probably best reflected in the types of documents required of potential contractors for the development of complex man-machine systems. Qualitative and quantitative personnel requirements information (QQPRI) documents which specify the design and development of the personnel subsystem necessary for implementation, maintenance, and operation of these complex systems are required. This can no longer be an evolutionary development process. It must be planned and designed as the physical subsystem(s).

Fig. 23 schematically represents the man-machine system development cycle. Advanced system development involves the initial statement of system objectives and culminates in decisions leading to the assignments of operational functions to men and machines. Even at this point, the human and physical systems proceed on parallel courses of development to the point at which the completed components are assembled for testing and training preparation for operation. Although not specified in Fig. 23, the parallel development of the two major subsystems does not in any way imply independent development. One of the primary values to be gained from such a man-machine systems development approach lies in the repeated and ongoing interaction of the developers of the two subsystems at each point in the development cycle. In addition to assuming that all required components are available at a specified end point, the continuing interactions contribute immensely to preventing the need for costly and time-consuming retrofittings of components and major system modifications. To accomplish this, however, implies the development of an ability to communicate effectively and interrelate on the part of representatives of diverse disciplines. Compromises and trade-offs will be required. Ultimate optimization of each subsystem will undoubtedly not be possible, but total system optimization and effectiveness will be more closely approximated.

In light of what has been said about integrated process control possibilities in the future, what are some of the implications for human system components? The implications are numerous. Just a sampling would be the following: 1) Traditional organizational structures may be inappropriate for the management of such a control complex, either because they are too cumbersome or because their traditional assumptions are outmoded. 2) Boring, nonmotivating jobs may be eliminated entirely, resulting not only in a smaller but in a more valuable, sustained, and motivated work force. 3) General technical and educational backgrounds of higher levels will be required, and programs and methods to prepare individuals for performance of the major functions in the system will have to be developed. The qualitative nature of various jobs for machine operators and maintenance employees may be qualified with instructions for maintenance of long-standing attitudes and opinions. 4) The traditional protection, maintenance, functions of labor organizations may no longer be appropriate leading to either a change in labor union representation or the need for a new unionism entirely.

Whatever the end product of an integrated plant or company control system turns out to be, it is almost certain to require different approaches to the organization, management, development, and maintenance of the human components. ~~What is implied in this paper is that planning for, and awareness of the need for, such an integrated approach to the human component development, along with the physical system development, must begin now if we are to achieve the higher levels of integrated control in the assembly near future.~~

V. CONCLUSIONS

In this survey we have discussed some of the economic, technological, and human aspects of systems engineering. We see systems engineering as the technique through which the electric technology, exemplified by the digital computer, is being applied to our industry.

Several major trends that characterize the evolution of systems engineering technology in our industry have been identified:

- 1) ~~There is a marked trend toward the increased integration of process control, production control, and management control functions.~~
- 2) ~~Modeling techniques are playing an increasingly important role and should lead to the design of optimum systems through the integration of the design of the process and of its control system.~~
- 3) ~~The importance of human factors cannot be over-emphasized. Our understanding of these factors is one of the major elements, possibly the most important one, controlling the rate of implementation of modern technology in industry.~~

As engineers, we find ourselves increasingly moving in a position to influence directly social and human patterns. The nature of our work must change as our essential responsibility becomes one of education of the public in modern technology.

REFERENCES

[1] M. McLuhan, *Understanding Media: The Extension of Man*. New York: McGraw-Hill, 1964.
 [2] S. E. Elmaghraby, *The Design of Production Systems*. New York: Reinhold, 1966.
 [3] M. Athans and P. L. Falb, *Optimal Control*. New York: McGraw-Hill, 1966.

[4] K. Chen, "Models for integrated control," presented at the 1965 Systems Engineering Conference, Chicago, Ill.
 [5] I. Lefkowitz, "Multilevel systems in the design of complex control systems," presented at the 1965 Systems Engineering Conference, Chicago, Ill.
 [6] J. W. Forrester, *Industrial Dynamics*. New York: Wiley, 1961.
 [7] V. A. Trapeznikov, "Control systems, methods and progress," presented at the 1966 IFAC Cong., London, England.
 [8] H. Cheatnut, *Systems Engineering Fundamentals*. New York: Wiley, 1965.
 [9] L. M. Sheinkop and L. S. Belosereva, "Modeling layout for investigating glass movement in gas-saturated furnaces," *Sovetskii Kermika*, vol. 23, pp. 24-25, February 1966.
 [10] J. C. Hamilton, R. H. Boudry, and W. H. Zimmerman, "Improved techniques for studying the design and operation of glass melting furnaces by means of models," *Lectures in Glass Technology, Proc. 1962 Internat. Cong. on Glass* (Washington, D.C.), pp. 190-195.
 [11] J. D. McClelland, "Plastic flow model of hot pressing," *J. Am. Ceramic Soc.*, vol. 44, p. 62, 1961.
 [12] P. Eykhoff, P. M. E. M. van der Velden, H. Kwakernaak, and B. P. Valtman, presented at the 1965 IFAC Cong., London, England.
 [13] R. J. Mooly and L. A. Zangari, "The development of an automatic diameter control system for glass drawing processes," *ISA Trans.*, vol. 3, pp. 158-164, April 1964.
 [14] A. T. Bublitz, R. J. Mooly, and R. L. Thomas, "Statistical feedback squeezes product variations," *ISA J.*, pp. 57-60, November 1966.
 [15] B. J. Hoelink, "Process dynamics of a glass furnace following a step change of one of the batch components," presented at the 1968 Internat. Cong. on Glass, London, England.
 [16] J. Duffin and K. Johnson, "Glass container process: forehearth simulation," IBM Corp., Systems Development Div., San Jose, Calif., Rept. 02-4754, July 1965.
 [17] W. Oppelt, "Regulating processes in furnaces and their representation with the help of block diagrams," *Glastechnische Berichte*, vol. 26, no. 5, pp. 149-150, 1947.
 [18] D. Sting, "Granular batch process modeling," Case Institute of Technology, Cleveland, Ohio, Progress Rept. 19-9, October 1965.
 [19] P. D. Griem, Jr., "Digital computers for glass process control," presented at the 1967 Ann. Ceramic Soc. Meeting, New York.
 [20] —, "Direct digital control of a glass furnace," presented at the 20th Ann. ISA Conf., Los Angeles, Calif., 1965.
 [21] R. E. Hudgins, "Fiberglass process control using DDC," presented at the 1967 IFAC IFIP Internat. Conf., Menton, France.
 [22] "Computer operation in Owens-Illinois glass container plant," *Natl. Glass Budget*, September 25, 1965.
 [23] "First computerized glass container plant dedicated at Dayville by Knox," *Natl. Glass Budget*, October 15, 1965.
 [24] "Ford's computer controller plans to operate non-stop for three years," *Natl. Glass Budget*, July 22, 1967.
 [25] "Ford's flat glass plant hikes capacity, quality," *Automotive News*, May 1, 1967.
 [26] R. M. Gagne, Ed., *Psychological Principles in System Development*. New York: Holt, Rinehart, and Winston, 1962.
 [27] J. C. Kennedy, "Psychological system development," in *Psychological Principles in System Development*, R. M. Gagne, Ed. New York: Holt, Rinehart, and Winston, 1962.
 [28] L. L. Auerback, "The information revolution and its impact on automatic control," presented at the 1965 IFAC Cong., Basel, Switzerland.
 [29] K. Davis, *Human Relations & Use: The Dynamics of Organizational Behavior*, 3rd ed. New York: McGraw-Hill, 1967.

The place of digital backup in the direct-digital-control system

by ~~J. M. LOMBARDO~~
The Foxboro Company
Foxboro, Massachusetts

to
control
the
plant

INTRODUCTION

~~The key to the success of direct digital control on large industrial processes lies in its flexibility in implementing everyday process control problems as well as advanced control at lower overall system cost.~~ Control concepts for continuous processes use the computing, monitoring, information storage and analytical ability of the direct digital control computer. In the batch or discontinuous process the computer's logic capability is emphasized. To perform batching operations, a comprehensive logic system is necessary. Implementation of such a system using digital techniques provides many advantages over implementation using analog equipment with auxiliary digital logic circuits.

To fully appreciate these advantages, the reader must have a basic understanding of continuous control systems as well as the batch type systems. The fol-

lowing will describe single loop control, several advanced control concepts and control of semicontinuous processes, as an introduction to digital computer application and backup.

Single-loop control

~~Simple single-loop feedback control is the most common control found in the process industries. It is used for controlling flow, level, temperature, pressure and many other variables. Both pneumatic and electronic devices are available which provide this type of control.~~

Simple
Loop
Process
Flow
Control
is possible

Basically, these controllers compare the measurement of a variable with its desired value or set point. If the two values are not equal, the controller adjusts a control value to minimize the difference (Figure 1).

In action, the controller is an analog computer which calculates a one, two or three term expression,





Figure 1 - Typical single variable feedback control loop

Reprinted with permission from AFIPS Conf. Proc., Vol. 30, 1967 Spring Joint Comput. Conf., pp. 771-772.



INFERENTIAL

Feedforward

Figure 2—Advance control techniques applied to a heat exchanger

depending on the type of control action required by the process. The three terms define proportional, reset and derivative control action. During process start-up, coefficients of the three terms are manually set on the controller to provide the best response under normal operating conditions. If operating conditions change, or the process operator changes the set-point radically, the coefficients are no longer at optimum values.

Advanced control concepts

As the control problem becomes more complicated, single loop feedback control is no longer sufficient. Figure 2 illustrates three types of advanced control: inferential, feedforward and cascade.

In the inferential control a relationship is calculated between two or more measurements which is used to control the desired but unmeasurable variable. In Figure 2 the Btu computer performs a calculation based on the difference between the outlet and inlet temperatures to the heat exchanger ($T_2 - T_1$) and the flow rate of process fluid through the heat exchanger. This calculation is a measure of the heat transferred to the process fluid - determines the demand of hot or cold fluid needed to maintain process fluid output temperature T_2 .

Analog computing devices perform the necessary calculations and control can be executed with conventional analog control devices. Additional calculations may be necessary before some variables are combined. For example, the differential pressure

signal provided by the commonly used orifice plate is proportional to the square of the flow! A computing element is therefore necessary to extract the square root of the differential pressure signal.

Figure 2 also illustrates feedforward control. The calculation of heat transfer (Btu) rate is "fed forward" to adjust the flow of heating or cooling fluid and change temperature T_3 . This feedforward calculation anticipates disturbances in both inlet temperature T_1 and process flow F_1 . To provide more stable control of T_3 , the feedforward signal anticipates the change in heat input required. The magnitude of the feedforward action is usually determined by experimentation and may have to be adjusted periodically, since the heat transfer characteristics of the heat exchanger change with age.

A third control technique illustrated by Figure 2 is cascade control - a technique where one controller adjusts the set point of another controller. The output of temperature controller C_1 is fed (cascaded) to the set point of temperature controller C_2 through a multiplying device M . Hence changes in process fluid output temperature T_2 affect the set point of controller C_2 to ultimately maintain output temperature.

The control loops discussed have been applied to continuous processes which operate at near steady conditions with only minimal process set point disturbances. Therefore, adjustments of the proportional, integral and derivative coefficients is rarely necessary and setpoint changes are minimal.

Identify CFFB

*Val
P.L.S.
Sch*




Figure 2. Simple batch reactor temperature control.

tionless well-behaved process, one of these adjustments would be very limited. Many high production petrochemical processes are in the continuous process category.

Control of semicontinuous processes

Figure 2 presents a process control problem where steady operating conditions are not maintained. This type of process requires a control system which changes operating conditions according to a pre-planned event/time schedule. Batch or semicontinuous processes require controlled sequencing because various equipment must be started and stopped frequently, product requirements change frequently and operating parameters change. It should be noted that most batch or continuous processes still use feedback control, but with programmed changes of control set point.

Figure 3 illustrates a simple chemical reactor. Ingredients are added sequentially and temperature is maintained according to various preset programs to provide the chemical reactions necessary for various products. The reaction within the vessel can vary from endothermic to exothermic during the producing cycle. Hence in order to hold a set temperature, the control system may be required to switch from heating the reactor to cooling it when the reaction starts to generate its own heat.

In the typical chemical reactor or mixing vessel, different control sequences may be necessary for each new product. For instance, there may be changes in specified ingredient mix and heating and cooling

temperatures and temperature rates of change. Process control problems of this nature require more complex control than the feedback, feedforward and multivariable controls previously described. This control requires programmed sequencing of events, including equipment starting and stopping.

In Figure 3, the control of reaction temperature T_1 is basically a feedback control problem. However, the problem is complicated, since T_1 must change at the proper times, sometimes in step-wise fashion and other times at a controlled rate. Also, the sequence of events must be readily changed, depending on the intended product.

Combinations of special purpose digital and analog control equipment have been built which satisfy the demands of the discontinuous process. However, the programming of this equipment is relatively inflexible and the control cannot be well-tuned because of the cyclic nature of batch processes. Many of these systems are not used at full operating speed, since the control constants are a compromise.

Applying the digital computer

Digital computers are of significant interest to the industrial process control field due to their ability to store programs, calculate simple and complex control relationships, compare variables which are not directly measurable, monitor the process and take action according to a preplanned schedule. The digital computer easily performs tasks that the analog system finds difficult; it can be easily programmed to adapt the overall control system to changes in process

dynamics, materials, equipment and production demands. Because of this versatility, digital computers are being designed and installed in continuous process plants as well as in batch process plants. Many of the installations use direct digital control techniques on all or some of the control problems.

Table I compares two systems each using direct digital control exclusively. As shown, a continuous process application in an oil refinery has 530 analog measurements of which 275 are associated with control calculations, the other inputs are for performance monitoring and system operation analysis. Of the 275 control inputs, 180 are used for direct control of simple loops; the remaining 95 are used in advanced control. Therefore, approximately one-third of the 275 inputs associated with control are used to implement multivariable and advanced control techniques.

Table I - Comparison of computer system input/output between continuous and batch process control

	CONTINUOUS PROCESS	BATCH PROCESS
TOTAL ANALOG INPUTS	530	530
ANALOG INPUTS IN CONTROL LOOPS	275	340
CONTROL LOOPS		
SINGLE	180	275
CASCAD	80	70
FEED FORWARD	15	3
DIGITAL INPUT (CONTACTS)	114	1775
DIGITAL OUTPUT (ON-OFF)	151	199

Table I also shows the input/output distribution for a large batch control installation currently being implemented by a digital computer system. A comparison of the batch with the continuous process reveals a significant increase in contact sensing elements and on-off control outputs. In order to sense engine, the batch system must sense the status of process equipment and conditions. Also, ~~man~~ devices must be turned on and off. With the batch system, man-machine communication needs also increase. Increased number of push buttons, signal lights and the increased size of digital displays require more digital inputs and outputs.

It is also significant that the number of control outputs (295) can exceed the number of analog inputs (240) in the batch system. This situation occurs in batch processes because the same measurement can be used in control of different control elements and with different control algorithms, depending on the sequence of events and the starting and stopping of equipment.

The philosophy of DDC

With the introduction of the digital computer to the process control field, it became evident that relatively little was known about most processes. Most processes could not be adequately represented by mathematical models which would permit improved process control.

Early attempts at applying the digital computer emphasized supervisory control in which the computer adjusted the set point of an analog controller. In these systems, the analog controller retained the last computer control setting, if the computer failed. On continuous processes, this control was quite satisfactory; in fact, once the system was operating satisfactorily, it made little difference whether the computer was there or not. The operator could still adjust control actions, as he did before the installation of the supervisory computer. This made the process operators happy, but in many instances the process engineers and plant supervisors were not. There was no guarantee that the operators would achieve the optimum control settings for the plant.

What additional advantages did the computer provide? If so desired, the computer could make feed-forward, cascade and inferential calculations which would optimize control set points for economic or production considerations. Economic constraints relating to material balance, throughput inventory, etc. could be developed. In a sense, an economic mathematical model was possible, whereas a process model was still difficult to achieve, due to lack of process knowledge. In addition, the on-line process computer performed other useful work to aid operators, plant supervisors and process engineers: see Table II.

Table II - Some non-critical functions of an on-line process computer

- LOG OPERATING DATA IN ENGINEERING UNITS
- CALCULATE AND DISPLAY OPERATOR GUIDES
- INTEGRATION OF MATERIAL FLOW
- REPORT ON PROCESS STATISTICS - MATERIAL USED FUEL USAGE, THROUGHPUT, ETC.
- CALCULATE AND DISPLAY OR RECORD UNMEASURABLE VARIABLES SUCH AS BTU RATE, MASS FLOW
- MONITOR AND ALARM PROCESS LIMITS
- RECORD PROCESS EVENTS DURING UNUSUAL DISTURBANCES
- MONITOR AND RECORD CHANGES IN SET POINTS, ALARM LIMITS, ETC. MADE BY THE OPERATOR
- PROVIDE ON DEMAND OPERATOR INFORMATION SUCH AS TREND RECORDING, ALARM STATUS REPORT, LOOP SET POINT AND PARAMETER DATA

Direct-digital control was under consideration at the same time that the general purpose digital computer was performing process analysis, monitoring and some set-point control.² It was reasoned that DDC would reduce the cost of a process control computer by eliminating the cost of the individual feedback controllers. Since the controller merely performs a calculation, why couldn't the computer perform the calculation? Several experimental ventures showed that the DDC concept was physically possible.^{3,4} The feedback control law was calculated within a general purpose computer and the resulting signal outputted directly to the control valve.

As it appeared that the trade-off between individual loop controllers and a direct-digital control (DDC) computer was in the area of 200 loops. There was a hooker, however. This trade-off did not include any provisions in case the computer system failed. For most installations this meant using analog controllers to back-up the DDC computer on each loop considered critical.


The DDC equipment was designed so that, if the computer failed, each valve would remain in its last directed position unless backed up by analog control. Critical loops were backed by an analog controller which would maintain loop control on computer failure. Control valves of the other DDC loops were "locked-in" at their last output, but the operator could manually position each valve from a console on which he could read valve position and process measurement.

Figure 4 shows two loops from a large system. The measurement M_1 fed to the manual control panel, enables the operator to manually operate valve V_1 , in case of computer failure. The loop containing measurement M_2 and valve V_2 has an analog controller for backup since measurement M_2 is fast acting and cannot be controlled manually by the operator.

With the evolutionary history of digital process computer equipment, it is impossible to more than estimate ~~mean time between failures~~ (MTBF). For the smaller digital computers, including input/output equipment, that have been applied to the process control problems, calculated MTBF has ranged from 1000 to 2000 hours. Advances in circuit design indicate that reliability will increase, but reliability statistics on integrated circuits are not yet available. However, regardless of the projections and the calculated times, the time shared single computer system will never be perfect and will sometimes fail. Therefore, control security must always be considered in any process installation contemplating a digital computer.

For continuous processes, involving less than 150 loops, it appears that the single computer with set point analog control or DDC with analog backup and some pure DDC on noncritical loops makes the most sense. However, the user must be fully aware that he will give up economic and process control optimization, as well as the functions listed in Table II, if the computer fails. Perhaps most important,

Need for backup



Manual backup
Automatic backups

Figure 4 - Direct digital control

For more control backup

any ~~advanced control~~ that was dependent upon the computer, such as ~~feedforward, cascade and multi-variable~~, will be lost during computer shutdown.

For the installation where control is not continuous, but where control sequencing is imperative, the use of ~~computer and analog controllers~~ is not sufficient. The computer provides sequencing and logic analysis which ~~must have backup~~, if process operation is to be assured. The process control problem is not solved by keeping all control settings stationary upon computer system failure. In a chemical reactor, for instance, the contents can solidify or the reaction can "run away," if the process set point is not changed at the proper time.

Parallel DDC computer system

Figure 5 illustrates a parallel DDC computer system which not only provides computer backup but "backs up" the time-shared analog and digital input/output equipment which connects the computer to the various measurement and control elements. It also backs up all interloop controls as well as all sequence control action.

In addition, this system can continue to perform the noncontrol functions such as those listed in Table II. It therefore permits control to continue even if one computer and/or its time-shared I/O equipment should fail. Note that if any of the time-shared equipment fails, process control is transferred to the backup subsystem.

Table III shows some interesting statistical data⁴ which compare the availability of a single computer system with a parallel computer system. The table assumes that the MTBF of a single computer system is the same for each computer subsystem of the parallel computer system. Experience has shown that repair time for various failures, with on-site maintenance personnel, averages between 5 and 8 hours, depending upon the skill of the maintenance personnel, the availability of spare equipment, etc. With the parallel system, it appears that the average repair time can be maintained under 5 hours, since the system incorporates elaborate programs for self-diagnosis to ensure proper transfer to the backup

Table III - Availability - single computer vs. dual computer system

SINGLE COMPUTER SYSTEM	SINGLE COMPUTER SYSTEM	DOWN TIME (REPAIR TIME)					
		TIME	PERCENT	PERCENT	PERCENT	PERCENT	PERCENT
1 YEAR	1 YEAR	10.00 HRS	0.0001	0.0001	0.0001	0.0001	0.0001
1 YEAR	1 YEAR	20.70 HRS	0.0002	0.0002	0.0002	0.0002	0.0002
1 YEAR	1 YEAR	40.40 HRS	0.0004	0.0004	0.0004	0.0004	0.0004
1 YEAR	1 YEAR	60.10 HRS	0.0006	0.0006	0.0006	0.0006	0.0006
1 YEAR	1 YEAR	80.80 HRS	0.0008	0.0008	0.0008	0.0008	0.0008
1 YEAR	1 YEAR	101.50 HRS	0.0010	0.0010	0.0010	0.0010	0.0010

NOTE: THESE FIGURES ARE BASED ON THE ASSUMPTION THAT THE DUAL SYSTEM HAS ONE PRIMARY COMPUTER FUNCTION AND ONE BACKUP COMPUTER WHICH IS IDENTICAL TO THE PRIMARY. THE DUAL SYSTEM IS ASSUMED TO BE 100% AVAILABLE AT ALL TIMES.




Figure 5 - Dual computer - DDC with digital backup

system. The failed computer subsystem is available for self-checking while the backup subsystem maintains process control.

Systems of this type can be economically attractive since they provide not only the essential control, but the system security essential to batch or start-stop operations. A parallel control processor using direct digital control techniques takes full advantage of the digital computer's process control capability without reservation and compromise. It can include advanced control techniques, such as self-tuning or adaptive control which cannot be obtained with set point control. The parallel computer processing system may provide these features and, in addition, may offer cost advantages over a conventional analog control system for the large continuous process.

For the continuous process in Table 1, the computer contains the equivalent of 272 analog controllers. Implementation of a system of this size with DDC and analog backup could exceed the cost of implementation with the parallel or redundant computer scheme.

Input/output equipment

Figures 4 and 5 show that in DDC, as in all control systems, measuring elements and final control devices are still essential. Each measurement is individually conditioned before being fed to the multiplexer of the computer input/output system. Failure of any input or output therefore is similar to failure of a single controller and will not disable other loops. The system should be designed so that failure of any circuit element will not cause the loss of any common power supplies. Also, in case of a power failure, there must be battery backup or a redundant power supply.

Other cautions must be observed in the design of the parallel system interface equipment:

The system must be able to identify and diagnose the fault of any time-shared input/output equipment without disrupting control. The normal control computer and the backup system should both contain several inputs and outputs which can be used for automatic on-line testing of I/O operation regardless of which subsystem is controlling the process. Some of these test inputs are connected to reference signals, others are connected to output test signals, closing the test loops through each subsystem.

All failed devices must be easily removed for replacement. Any disruption of normal functions during repair should be limited to the few inputs or outputs which share the same printed circuit as the failed element.

There also should be a diagnostic program which verifies correct operation after the failed component has been replaced.

Output devices, for valve positioning or on-off control, which require power to maintain their status and/or output signal, should have a low-voltage battery backup system, in case of system AC power loss.

The system must detect the failure of any time-shared element in the input/output system control logic and automatically switch to digital backup. While operation in the backup mode, the failed control logic must be electrically isolated and inhibited from operating input and output control devices. Repair can then proceed with no fear of accidental interference with process control.

In normal operation, with the control computer in command, the backup system must continually check its input/output operations to ensure that backup is available.

The inhibit logic must be fail-safe so that its failure will not disturb the system in control. It must be tested automatically to ensure that transfer to backup can take place if a transfer is commanded by a failure detection. If inhibit logic will not transfer the other computer automatically, the system should announce that fact and provide an independent manual override which forces transfer of the control of the input/output equipment to the other computer.

Other system design requirements

The system must have a computer-to-computer communication link which continually updates the backup program data and status on a periodic fixed time basis. The backup computer then receives dynamic operating conditions within a short time period (in the order of seconds for a batch process).

Any program changes made on-line while the control computer is operating the process must be transferred to the backup control computer at the same time. This updating must include operator changes to control settings as well as any on-line program changes.

A bulk memory must be used on both computer systems to retain the many formulas and programs that may be required. Bulk memory can also contain interpretive programs to simplify construction of a batch program, diagnostic programs for fault detection and programs to aid maintenance. Sophisticated man-machine communication programs, which involve lengthy message storage, can also be included.

Diagnostic programs for the computer-to-computer communications link should test for link failure, announce the failure and command the changeover to the backup system. A program system permits updating and on-line diagnostics while time-sharing the real-time programs in bulk memory.

There should be a system procedure and a system diagnostic program to assist in rapid repair of a failed subsystem. Another procedure and program is required to transfer all operating programs from the backup subsystem back to the repaired computer, without interfering with process control.

When the backup system is not on control, it is available for program compiling, debugging and problem simulation using the test inputs and outputs. It must also perform diagnostics to ensure operation is correct for takeover if necessary. When backup computer takes over process control, these programs are discontinued.

CONCLUSION

By using DDC with complete input/output control and computer backup, the parallel computer processing system permits unrestricted application of computer control techniques. It takes full advantage of the logic and computational ability of the digital computer, whereas a computer system which depends on analog set point control or analog backup cannot.

The parallel control computer system program storage ability, together with backup of logic control, program sequence and formulation, makes it ideally suited for complex batch or start-up and shutdown applications.

Complex continuous control systems would also benefit with this control system. Built with state-of-the-art electronics, the system should challenge the economics of computer set point control and single computer direct digital control with analog backup.

REFERENCES

- 1 J W BERNARD J F CASHEN
Direct digital control
Instruments and Control Systems Sept 1965
- 2 E VANDER SHRAFF W I STRAUSS
Direct digital control - an emerging technology
Oil and Gas Journal November 16 1964
- 3 J W BERNARD J S WUJKOWSKI
DDC experience in a chemical process
ISA Journal December 1965
- 4 R H MYERS K L WONG H M GORDY
Reliability engineering for electronic systems
John Wiley and Sons New York 1964

Recent Developments in Automation of Cement Plants

E. H. GAUTIER, JR., MYRON R. HURLBUT, MEMBER, IEEE, AND EDWARD A. E. RICH, SENIOR MEMBER, IEEE

Abstract—Over a decade has passed since process computers were first applied to control parts of the cement manufacturing process. The path from there to the present has successes—and failures—along its way. Over 30 cement plants have installed such computers as part of their efforts to keep profit margins from shrinking. Progress in using these process control techniques has been largely evolutionary. Certain factors can now be identified more certainly as essential ingredients for success. Among these are the following. 1) "People factors" of the cement manufacturer stand as first in importance. These include management support, process know-how, training and supervision of operators, and an inner confidence and determination that "we can make it work." 2) Well-done interface jobs of adapting control room design and operators to each other, automation components with the process and its machinery, and plant design to fit automatic control fundamentals. 3) Designing the process to really be controllable. 4) Control hardware and software which fit the nature of this industry. Each of the foregoing factors is expanded with emphasis on how recent developments of better understanding, control functions, hardware, software, and of process and plant design are merging to help shape the future of automation in the cement industry.

Paper 71 TPW-IGA, approved by the Cement Industry Committee of the IEEE IGA Group for presentation at the 1971 Thirteenth Annual IEEE Cement Industry Technical Conference, Seattle, Wash., May 11-13. Manuscript received June 10, 1971.

E. H. Gautier and M. R. Hurlbut are with the Manufacturing and Process Automation Business Division, General Electric Company, West Lynn, Mass. 01910.

E. A. E. Rich is with the Industry Sales and Engineering Operations, General Electric Company, Schenectady, N. Y. 12345.

INTRODUCTION

OVER 10 years have elapsed since digital process control computers were first introduced in the cement manufacturing industry (cf references). Over 30 have been installed or soon will be. Some have achieved success. Some have not. Some are moderately successful.

During this period several distinct trends have emerged. Among these is the realization that the essential ingredients for successful process control systems, as shown in Table I, also apply to the cement industry. These ingredients were derived from a study of diverse process industries which had used process control computer systems. A further trend is increasing evidence that economic benefits of the more successful systems in cement plants tend to be at least equal to those shown in Table II.

Some additional trends are the following.

1) Increased awareness—and adjusting to the implications—of the essential importance of adequate "people factors" to operate and support such systems.

2) The spreading use of direct digital control (DDC) as part of the automation system as contrasted to computers using supervisory methods of loop control only.

3) The development of adequate interface concepts and hardware to adapt the automation system to the process and to the people using the control system.

TABLE I
ESSENTIAL INGREDIENTS FOR SUCCESSFUL PROCESS CONTROL
SYSTEMS USING DIGITAL COMPUTERS

Ingredient	Responsibility	
	Owner	Supplier
Management Support	X	
Process Know-how	X	C
Control Strategy	C	X
Equipment Specification	X	C
Interface Engineering	X (Part)	X (Part)
Standard Software		X
Programming	C	X
Installation	C	X
Maintenance	X	C
Training	X	C
Process Hardware, Operation	X	
Control Hardware	X (Part)	X (Part)

X—responsible, C—contribute.

TABLE II
OPERATING BENEFITS

Item	Typical Percent Values
Reduced fuel consumption per unit weight of product produced	3-11
Increased annual production with same basic process facilities	1-11
Reduced maintenance of kiln bearings, cooler gears, etc.	10-40
Reduced kiln chain wear	10-60
Grinding power savings, plus less wear on liners and grinding media	1-4
Extending clinker reserves, minimizing costs of purchased additives, better waste heat utilization	*
Short term uniformity, as well as long term average uniformity, of quality	*
Continuously produced production data, and production totals for monitoring trends of unit performance, management reports, etc.	*
Labor	Save - 30 (increase), Save - 01 to +2 man. hrs/shift per \$ day/week.
(Integrator where plant design is modified to better accept its automation)	
Homogenizing (blending) facilities	Less
Central Control Room, Control of Valves Panel and Associated Equipments	Less

* Figures not available.

4) The increasing awareness by many engaged in plant design that automatic process control principles provide a basis for making significant improvements in many aspects of plant design. In some cases the total plant investment required is favorably affected.

5) The large increase of total automatic control functions being performed where major consideration of such automatic control is taken in design and operation of new cement plants. This has been especially so for some plants designed by Europeans.

6) The increase of availability of automatic process control systems when the major components of the system

are supplied with needed power by an isolated "clean" ride-through power supply.

7) The recent development of small or minicomputers, with adequate supporting interface hardware and software, makes possible economic automatic control of smaller segments of the process than was practical hitherto. In effect, a process segment becomes controlled by its own "dedicated" computer. The small computer provides the possibility of economically adding automatic control to selected parts of many existing as well as new plants. This is especially true where plant design and operating realities favor a stretched out step-by-step approach with a minimum of interaction between each new step and those already taken.

PEOPLE FACTORS

"People factors" are the major key in achieving successful profitable automatic process control. Even some slower first-generation process control computers are still earning their way when adequate people factors have been created and maintained in place over the years. The faster and more powerful third- and fourth-generation computers do not bring success where adequate supporting people factors are not designed and maintained in place. What are some of these people factors which can be considered vital to success?

A Favorable Environment for Central Control Operators: This favorable environment which is created mostly by plant management includes the following. 1) There should be no shame on, or threat to the security of, the operators if the automatic system controls the process better overall than the operators do. 2) There should be a desire on the part of each control operator and their supervisors in that they want the control system to succeed, they believe they can help make it succeed, and they take the necessary steps to make it succeed. Finally, this results in the realization that making the system work well is really a contribution to his company's profitability, hence to better job security. 3) There should be written and readily available operating rules. To be effective these must be simple, closely fit the local situation, and then be enforced fairly. Yet means must be retained for accepting and placing in effect valid suggestions for improvements coming from operating personnel.

Training Supplemented by Regular Refresher Courses: Ignorance and misconceptions about automation are a major source of apprehension about automation on the part of operators and their supervisors. This ignorance is often well disguised. Well-designed training and refresher courses, especially tailored to the needs and capabilities of these personnel, provide a tactful yet effective way to dispel sufficient ignorance about automation so that good progress is achieved.

The best training courses for operators generally result when prepared and administered by those having responsible charge and administration of control of the cement making process. Short courses of training in control sys-

tem concepts and applications are also desirable for higher levels of cement plant management and for those supervisory personnel who, while not responsible for process control, significantly affect its results by the quality of support and understanding they give in discharging their duties. Training and practice in maintenance of automation components is also vital. Usually the highest availability on control has been found to exist where the owner does most of his own maintenance work on automation system components. Training in programming for 2 or 3 cement plant personnel is very useful. The nature of the cement making process is such that conditions often change. These changes may arise from wear, chemical or physical properties, and other sources. A reasonable proficiency in modifying the control programs to closely accommodate these changes, when they affect process control, does much to maintain good control efficiency. Equally important, a high confidence level in the process control system itself is thereby maintained.

Adjusting Job Descriptions of Plant Supervisory and Process Control Personnel: The goal of this is to make the descriptions more closely fit the realities of automatic process control. For example, the four major continuous parts of most cement plants (raw grinding, homogenizing or blending, burning, and finish grinding) highly interact with each other, especially in the downstream direction. (Plants which use hot kiln gas for drying have even more complex interacting control problems.) How often does one see ball mill operators taking actions which influence chemistry, or vice versa, but without coordinating with the chemists to assure overall minimum perturbations to the process? Conceptually, the best arrangements, taking automatic control of the process into account, follow.

1) A single manager of process control who at least manages operating control of the grinding, blending, and burning operations. He is responsible for training and discipline of the central operators. He is also accountable for operation of the continuous parts of the process.

2) The chemical and other operating personnel act more as advisors to this Process Control Manager but with no direct authority over central operating personnel.

3) This single Process Control Manager usually will make minor program adjustments necessary to keep abreast of process changes and to make desired improvements. This can be delegated in whole or in part to others, but it is his responsibility to judge, install, verify, and finally determine the usefulness of such changes.

Some plants have modernized their supervisory and operating structures to achieve successful automatic process control with no overall increase of personnel. Some other plants have retained traditional job descriptions. The highest plant supervision has tended to stay busily, sincerely, and relatively aloof from addressing themselves to adjusting to the implications of automation. Frustratingly enough, most of the failures and moderate successes are found in this class.

People Factors of Automation Suppliers: Supplier's people are a key ingredient in assisting a user of automation to achieve successful control of the process, especially where application software for process control is purchased. Their know-how, combined with know-how of the owner's representatives, largely provides the basis for the later success or failure of the new control system. The trend is to better organize the planning, training, installation, and operation of automation systems to make success more certain.

DIRECT DIGITAL CONTROL

DDC time shares the digital computer to directly control the final element, such as a valve, damper, etc. Usually some form of backup hardware—computer manual station, as an example—exists on the central operator's panel for each final output device being controlled. This backup device also provides a means of manual adjustment of the final output device when the computer is out of service. It may even be in the form of a full analog controller.

Many of the earlier cement automation systems utilize conventional analog instrument controllers to manipulate those process variables which are within the capabilities of such analog controllers. Supervisory logic, often called "Level 2," calculates the output signals to cause manipulation of the set points of such analog controllers. Supervisory logic is used to handle those control situations where combinations of interactions with other control loops, nonlinearities, very long process delays, and highly involved calculations make usual analog controllers relatively useless. This system is also known as digital/analog control (DAC); or digitally directed analog control (DDAC). As hardware, and especially as good supporting software, became available in the last half of the 1960's, DDC spread so that now it is first choice in many new installations. Among the advantages DDC provides, as compared with more conventional analog instrumentation, are as follows.

1) The DDC computer readily checks limits, provides digital filtering over long periods of time, makes mathematical calculations, and does decision making—many of which are difficult or impractical with analog instrumentation equipment.

2) In many instances more precise control results because the drift problem within the regulator itself is absent.

3) The use of DDC forces operators to be systematic in documenting all constants associated with each regulating loop. This is rarely done with analog regulating systems, although such systems would work better if such documentation was done and kept up to date, and used to maintain best adjustments.

4) DDC is comparatively easily arranged for bumpless transfer for different modes of operation, prevention of reset windup, and automatic failure detection.

5) With DDC addition and deletion of loops and changes in the control equations to be used are easily done. This




Fig. 1. DDC operator's console.



Fig. 2. Multi-computer with CRT operator's console for cement process control.

is especially useful during automatic start-up and shutdown of major parts of the total process during which transient manipulation of control loops is often required.

6) In a DDC computer the overall higher level of process control (called Level 2 or supervisory control) tends to be more easily done since the computer must only communicate with itself to change set points, switch loops in and out, modify control equations, and so forth.

7) In analyzing several existing installations it is evident that a well-done carefully thought-through and well-operated digital computer system using analog regulators on loops for which they are suitable can provide essentially as good a control of the process as can DDC for many parts of the continuous process. However, this is not true during automatic start-up. As the complexity of the regulating loops increases (such as some cases where complex gas flow patterns exist between raw grinding and the kiln-cooler department), DDC provides significant advantages by readily permitting easy switching of regulating loops and modifying their forms to follow the variable gas flows which such plants have.

Fig. 1 shows one form of a DDC operator's console used for the man-computer interface in a DDC system. Fig. 2 shows a cathode-ray tube (CRT) input-output console more recently available for cement plant control. The use of CRT seems likely to spread.

INTERFACE CONCEPTS AND HARDWARE

Trends and experiences clearly show that essential ingredients for successful cement automation also include adequately interfacing 1) the central control room

design and the central operators to each other; 2) the automation components with the process and its machinery; 3) the plant design with the automation system; 4) the plant power distribution system layout with the automation system; 5) many drives and their control with the logic in the automation system where automatic start-up-shutdown is included in the automation system for selected parts of the plant processes.

Other factors exist. The foregoing are the most important. Discussion of each follows.

Interfacing Central Control Room with Central Operators

Simplification of the layouts of the central room and of the central operator's panel (COP) is worthwhile. Such simplification tends to lower initial costs for central control room equipment and wiring. Operating, troubleshooting, and maintenance procedures are greatly simplified if good concepts are used in such layouts. Among the factors which permit good simplification without sacrificing operability or reliability are as follows.

1) It would be wise to simplify the control room operator's job. A typical central operator is hard-pressed to effectively monitor and properly respond to more than a few hundred displayed items of information. Yet one sometimes finds a COP in a cement plant having 1000-2000 different indicating lights, 50-200 ammeters and indicators, 20-40 recorders, 200-600 push-button stations and selector switches, 30-60 controllers and set point stations, etc. Why so many?

2) In the design stage rigidly question whether it is necessary for each device to be in the central room. If it is an ammeter primarily intended for maintenance uses, it probably belongs on the motor control center for the motor in question. If it is an indicating light showing status of an individual drive, what can the operator do about that light? Often such status lights are better on their departmental motor control center or relay panel. Maintenance may be their primary purpose. If so, it is better done by having such lights at the motor control center or relay panel. If it is a recorder, would not the purpose of the central operator be better served if he were limited to charts of the critical variables only? Other analog variables can be recorded by switching to one or more shared recorders when special tests and observations are to be made.

3) Group starting of a complete grinding mill with its auxiliaries or of a subdepartment permits large reductions on the COP of push buttons and indicating lights. Group starting helps highlight the distinction in the design stage between those devices really needed at the COP and those devices needed for maintenance. Devices for maintenance are generally more useful—and less expensive overall—if located on their motor control center or the associated relay panel. The location of individual drive status indicating devices on the corresponding departmental motor

control center or relay panel permits quick fault finding by maintenance personnel when the central operator notifies them that a sequence of starting cannot be completed.

4) Where fully automatic computer-directed start-up and shutdown is being planned, including transient manipulations of regulating loops, arrange that the procedures for manual and computer start-ups and shutdowns be as similar as possible. This helps teach the operator correct procedures by having him observe computer start-ups. It also helps the operator sense and diagnose difficulties when something is amiss in the computer-controlled procedure.

Interfacing Automation with the Process and with Its Machinery

To control a process first requires reasonable knowledge by the process controller of process conditions. Since automatic process control digital computers are electronic devices, their process status knowledge comes from frequent monitoring of status of selected contacts and analog signals—all derived from process conditions.

Switches and their transducers help detect process limits, process flows, levels, starvation, and so forth, and provide the computer and the control operator vital status information. Some of these switches also provide part of the traditional process-flow sequence interlocking.

Process variables such as selected temperatures, flow rates, pressures, speeds, and so forth, provide process knowledge to the computer by using suitable transmitters to convert to suitable analog input signals to the computer. The clear trend for new construction is to at least make such feedback signals compatible with future process control computers.

The second major factor in remotely and automatically controlling the process is that all variables required to achieve process holdpoints must be physically available and remotely controllable. The trends discerned from applying automation show that this may mean: 1) substituting adjustable speed fan drives for damper controlled gas flow circuits in some cases; 2) assuring that all feeder drives and their feeding devices have adequate physical range of feed rates to meet actual process control needs; 3) providing sufficient number of independent raw feeders so that the chemical hold points desired can, in fact, be achieved without excessive dependence on downstream blending facilities to hopefully make up for deficiencies in this area; 4) selection of kiln, cooler grates, and other drives so that they are low drift, have preferably zero dead-band in control, have comparatively flat speed-torque curves, and can have vernier speed changes made of as low as 0.1 percent when required; and 5) arranging all such "commanded" variables with necessary components so that they are compatible with commands from the computer and its associated devices without requiring intervention by people; neither should excessive wear of the final mechanism result when subjected to large numbers of small control changes.

Interfacing Plant Design with the Automation System

The trend is to modify new plant designs (and operating procedures) and the automation system to better fit each other. For existing plants, some are so designed as not to be very compatible with automatic process control. Yet many existing plants are compatible with automation in certain parts of their process. For those, the trend toward using minicomputers tends to be a "good fit." Specific details of plant design interfacing with automation are elaborated in a following section of this paper.

Interfacing the Plant Power Distribution System Layout with Automation

A good trend based on sound engineering, but emphasized by automatic process control considerations, is to strictly departmentalize all power circuits. This means: let main power feeders serve the raw department from the raw-material feeders under raw silos to the inputs to raw homogenizing silos and nothing else. Let the cement grinding electrical power feeders serve that department and nothing else, and so on, throughout the plant. Automatic control helps highlight the importance of a well laid out power distribution system, especially when automatic start-up and shutdown are planned.

Part of the interfacing of the automatic process control systems with the power distribution system is to carefully consider in advance the effects, prevention, and cure of surges appearing in the power distribution system: of high-speed reclosing by remote utility circuit breakers; transient voltage dips and losses of whatever duration and origin; and just where power for the process control should actually be taken from the main power distribution system.

An X-ray analyzer in the laboratory that is responsive to welding somewhere else in the plant, or to spotting of a ball mill motor, tends to be relatively useless at those times. In fact, it may even give out erroneous data. A power supply for the process control taken from circuits which are subject to frequent outages or have severe switching transients, such as from cranes on them, tends to also be a poor choice. Transient overvoltages and severe short circuits in input-output wiring have each been known to "wipe out" large sections of automatic process control equipment in cement and in other plants. Good interface engineering of the power distribution system and of the automatic process control is a distinct trend and is worthwhile to do correctly. A specific solution to many of these problems is given in greater detail in a following section of this paper.

Interfacing Drives and Their Control with Automatic Process Control When Automatic Start-Up and Shutdown are Included in the Automation System

Very few cement plants in the United States have included automatic start-up and shutdown of selected por-

tions of the process in their process computer control system. Many are doing group starting and stopping of drives only by other means, with the operator manipulating the loops for the transient conditions during such start-up/shutdown. However, a few European-designed large throughput new cement plants have included such features. The work of doing this shows that rigorous attention must be paid to the process mechanical equipment and to its reliability when part of an overall system, as well as to the design of the automatic start-up and shutdown logic itself, if real success in executing this function is to result.

The implementing of this automatic start-up and shutdown clearly shows that first class interface engineering between machinery builders, plant designers, and automatic process control designers is best accomplished before the plant is physically built. Not only must complete possible sequences of start-up and shutdown and their variations be foreseen and accurately described ahead of time, but the performance and behavior of the various process flows and transient conditions must also be foreseen and described as accurately as possible ahead of time. Where such extra rigorous thinking is done completely during the design stage, automatic start-up and shutdown, including the transient manipulation of regulating loops, becomes more easily accomplished. When such rigorous thinking is not done ahead of time, then the actual implementing of the start-up and shutdown tends to be more protracted, unnecessarily expensive, and probably the function should not then be in the computer. An effect of applying this function already has been to contribute to modifications in process and machine design.

EFFECTS OF AUTOMATION ON PLANT DESIGN

Here is where a truly exciting aspect of automation begins to be evident. Good automatic process control finally provides a means of making raw materials into finished cement relatively quickly and accurately once the raw materials are committed into the raw grinding system. Certain other industries have noted and taken advantage of the ability of automatic process control to reduce the storage between successive following parts of the process. The cement industry is beginning to use these techniques more and more [4]. Selected aspects follow.

Raw Department and Control

Designers of one relatively new United States' cement plant understood and implemented the idea of minimizing time delays between raw mill feeders and quickly obtaining and acting upon chemical information about the stream going into their downstream homogenizer. By combining on-line X-ray chemical gauging techniques of ground raw composition with short times for transport, sample analysis, and corrective actions, they were able to utilize a single 8-15 h homogenizing vessel between their raw department and their kiln. Overall, they felt that this approach saved them an investment of approximately 1 million dollars.






Fig. 3. Time delays and raw mix composition control accuracies. (a) Idealized raw mix control system for analyzing time delays versus homogenizer sizing. (b) Effects of time delays and homogenizer size on raw mix control. (c) Effects of control interval and system time delays on raw mix control.

Another plant in Western Europe combined good on-line gauging of raw mix chemical composition at the discharge point of the raw mill grinding circuit with short-time delays in making corrections and with computer control of their prehomogenizing pile building and computer guidance in quarry operation. By learning the techniques and performing them consistently well, they were able to completely eliminate downstream homogenizing equipment with the corresponding high operating expense of such vessels.

Another U.S. plant originally had planned to use large mill feed bins between the raw mill feeders and each raw mill. Analysis of the effects of the time delays such mill feed bins would have on decreasing possible chemical accuracies led them to eliminate such large feed bins and reduce the delays in that portion of the material transport

circuits to about 10 min instead of the 2 h planned originally.

An analytical approach to assist in understanding the effects on reduction of process delay transport, sampling, analysis, and correction times in improving the accuracies of process control, is given in Fig. 3(a)-(c).

Fig. 3(a) is a block diagram of a simplified raw mix control system that can be used to calculate approximate worst case errors in the homogenizer analysis due to system transport times. The grinding circuit, the sampling system, the sampling interval, and the control interval are treated as causing simple time delays T_g , T_s , T_{si} , and T_c , respectively. The homogenizing silo has a filling time T_f corresponding to the actual "fullness" at which the silo is in fact operating. When an error occurs in the feed composition, the computer control program can do nothing until it detects the error at the output of the sampling system. It may take up to the sum of all these delays for the control program to detect the error and correct the feeders. During this time then, a total of $T_g + T_s + T_{si} + T_c$ h of bad material has gone into the system. The maximum error in the homogenizer composition will occur if the feed error occurs when the homogenizer is near full, and there is no time left to correct the error. Thus both the batch and continuous homogenizers may be considered the same, and the maximum fraction of the input error that will be present in the homogenizer output is then given by

$$E_s = \frac{T_g + T_s + T_{si} + T_c}{T_f}$$

where

- E_s Unit homogenizer error, corresponding to a unit raw material feeder chemical composition error.
- T_g Transport delays for time consumed by material traveling from raw material feeders to the sampling station, h.
- T_{si} Sample interval, h (zero for on-line gauging in the example but is more for laboratory X-ray and manual chemical analyses).
- T_s Sample preparation and analysis time, h (0.025 h used in example).
- T_c Control interval, h (typically 3 min to 1 h).

Fig. 3(b) uses this equation to show the effect of grinding circuit transport times T_g on the homogenizer error E_s for homogenizers with 6-, 12-, and 18-h filling times and assuming a control program interval of 1 h ($T_c = 1.0$) and a 15-min sampling time ($T_s = 0.25$ h). To show the implications of these curves, consider a system with a delay of 1.5 h and a filling time of 18 h. If the delay were reduced to 0.65 h, the same results could be achieved with a silo of only 12-h capacity.

The results shown in Fig. 3(b) were obtained with corrections made at 1 h intervals. Fig. 3(c) shows the effect of increasing and decreasing the interval between corrections (T_c). It can be seen that decreasing the interval to 0.5 h




Fig. 4. On-line X-ray chemical gauge in cement plant.



Fig. 5. Laboratory X-ray chemical analyzer in cement plant.

shows small gain with a 12-h filling time, but that increasing the interval to 2 h causes a considerable loss in accuracy.

These results show the necessity of shortening the forward path and feedback path time delays in the raw mix system.

The possible implications of reducing investment in the "front end" of the plant by using principles shown in Fig. 3 represent a distinct and relatively new trend which will likely be used more in the future. Figs. 4 and 5 show views of X-ray chemical analyzers used in cement plants.

Improving Kiln-Cooler Design Concepts from a Control Viewpoint

Analyses of the trends show the following.

1) Increasing emphasis is being placed on keeping the arrangement of process flow and auxiliary devices in the kiln-cooler circuit as simple as possible.

2) The comments about characteristics and arrangements of kiln, cooler, grate, and selected fan drives previously given in this paper are applicable.

3) The larger grate type of coolers are more controllable if individual drives are provided to control air flow to each major compartment and for the cooler exhaust. The older practice of using very few cooler fans arranged with separate dampers to control air flow to each major compartment makes for a tough controllability problem. The trend is to provide separate fans for each function so as to permit the cooler to achieve its best performance as a heat recuperator and as a cooler of clinker [5].

4) When coal is used as a fuel, the trend is to try to reduce the variations in composition, especially the ash content of the coal. Such variations inevitably produce wide variations in chemical composition of the clinker where a




Fig. 6. Two days of computer control of cement kiln.




Fig. 7. Two days of manual control of same cement kiln as in Fig. 6.

major component is the widely varying ash content of the coal as it enters the burning process. Blending of such coal may help. Purchasing higher grade coal may help. Some have even shifted to other types of fuel as the problems and costs of using coal have become more evident.

5) Another trend is to return dust to the kiln in a more uniform manner to improve controllability. Avalanching of dust in hoppers under precipitators or dust collectors and starving of dust feed at other times are factors tending to require violent control actions to respond to such kiln feed perturbations. The trend is to treat return dust as another separate kiln feed and install a return dust surge bin and return dust metering equipment arranged to gradually modulate the average return dust feed rate to fit the general level of return dust being generated.

6) Sizing all process components sufficiently large so as to provide "room" for control at top production rates is another trend. It is difficult to attain top quality control if the induced draft fan, fuel feeder, kiln drive, and so forth are operating "wide open" at their top limit, i.e., out of range.

7) There is more emphasis being placed on the recuperation aspect of the cooler by obtaining good secondary air temperature measurements and then using adequate logic to emphasize heat recuperation. Some have pioneered and

persevered in making good measurements of secondary air temperature.

Figs. 6 and 7 show good comparative but typical results with and without computer control on a kiln-cooler in a cement plant.

Grinding Mill Circuit Design and Automatic Process Control

The basic objective of grinding mill circuit control is to maintain fineness within a narrow band, usually at some maximum production level consistent with the existing process and machine constraints. Usually indirect measurements are required since not many fineness sensors are yet operating. Yet a trend does exist to apply and use more fineness sensors, particularly in cement grinding mill circuits [6]. Trends in grinding mill circuit design which are emphasized even further by considerations of automatic process control include the following.

1) Obtain good measurements of mill feed rates, either by weighing feeders or by a combination of total mill feed rate and selected weighing feeders for additives.

2) In closed-circuit grinding, sensing of input watts to elevators, separators, and ball mills is always preferable to attempting to obtain equivalent measurements using drive input amperes. Power system voltage affects drive input




Fig. 8. Process control computer installation in cement plant.



Fig. 9. Process control computer installation in cement plant.

amperes but only slightly affects drive input watts. Thus control based on ampere readings may, at times, be based on false information.

3) The trend is to place more emphasis on adequate sizing of all components of the grinding mill circuit. This especially applies to those handling recirculating load. Good control may be impractical if some of the recirculating load auxiliaries, or of other components, prevent adequate handling of the flow rate which may be inherent due to variations in the process materials actually used.

4) Some cement plants designed by Europeans are now being built and include features for closed-loop control of fineness using continuous fineness sensors.

Figs. 8 and 9 show a process computer installation in a cement plant.

TRENDS IN AUTOMATIC CONTROL FUNCTIONS BEING PERFORMED

The majority of United States' cement plants using digital process computer control techniques have applied them to the control of raw mix chemical composition, kiln-cooler control, sensor validity checking and alarm logging, production and trend data logging, and daily operating reports.

Grinding mill load control and DDC are also operating in a number of U.S. cement plants with DDC being more widely used in the last few years. Most new cement plants outside of the United States and Canada are designed by Europeans. In some instances selected European designed cement plants have been significantly altered in their design concepts to better interface with automatic process control principles and equipment. The purpose has also been to keep overall investment to a minimum. Thus a trend for such plants is to not only perform the control and other functions just listed, but to often include, as appro-

prate, additional functions of

- 1) quarry scheduling guidance;
- 2) prehomogenizing pile building control;
- 3) prehomogenizing pile building calculations;
- 4) grinding mill load control with maximizing as well as steady-state versions being utilized and with fineness loops, in some cases, being used based on continuous fineness sensors;
- 5) cement mix composition control;
- 6) cement silo monitoring and validity checking;
- 7) monitoring of drives for unscheduled shutdowns;
- 8) automatic start-up and shutdown of continuous process departments by programmed logic, including transient manipulation of regulating loops as well as ON-OFF control of drives themselves;
- 9) control of overall load coupling for departments between which relatively low surge capacity for materials exists.

A more detailed description of many of these functions is given in [5].

INCREASING AVAILABILITY OF AUTOMATIC PROCESS CONTROL SYSTEMS BY ADEQUATE POWER SUPPLIES

As briefly mentioned previously, a distinct need is to more thoroughly analyze the interrelation of the power supply for the automatic process control system and its major components and the power distribution system characteristics. The distinctive solution—and trend—found useful in many such automatic process control systems is to isolate the power supply for the process control computer and certain critical sensors (such as X-ray gauge and analyzer, oxygen analyzer, and selected instrumentation). This isolated power supply is often in the form of a separate induction or dc motor-driven alternator equipped with a flywheel and necessary control to ride through most power system transient disturbances. Such an isolated power supply, when properly designed, provides clean power to these control components.

The result of using such an isolated clean ride-through power supply is that the process control equipment is not harmed, or taken out of service, during momentary dips or voltage losses in the main power supply. In addition, the surges which sometimes get into the main power distribution system and its major components are kept out of the process control equipment.

As plants are designed which integrate automation and plant design together more carefully and include automatic start-up and shutdown of selected portions of the process, the isolated ride-through power supply concept is extended to also include power to the relays controlling the motor control centers themselves. This lays a basis for rapid restart of critical portions of the process following temporary shutdowns due to a short-term loss of voltage in the main plant power system.

In some instances the ride-through power supply becomes battery supported for, say, periods of from 5 to 30 min in order to permit standby auxiliary Diesel engine

generator sets to be activated and take over the function of supplying critical loads for slow turning of the kiln, for operating pumps, fans, and cooler grates during loss of power from the normal main power source to the plant.

The ability to quickly restart the continuous process parts of the plant after a shutdown due to temporary loss of power system supply voltage is becoming increasingly important in another way. Most interconnected public utility power systems must use high-speed reclosing on their main transmission lines to keep separate generating stations in synchronism during short circuits occurring on lines which interconnect such generating stations. Unless the short circuit is removed promptly and the interconnection between generators restored promptly, the separate generating stations tend to swing apart sufficiently so that they cannot be safely reclosed together without elaborate time-consuming resynchronizing provisions.

The effects of this high-speed short-circuit interruption and subsequent high-speed reclosing, as seen at the cement plant bus, is that power is lost for typically 1/3-1/2 s, after which power comes back from the utility. During that short time, most drives shut down due to their using instantaneous undervoltage protection.

MINICOMPUTERS FOR CEMENT PLANT CONTROL

During most of the time in which digital process computers have been applied to cement plants, adequate software with interface hardware and necessary peripheral equipment have been available only with medium-sized process control computers. These medium process control computers have the capability of doing any or all of the functions listed in the preceding section of this paper, either individually or simultaneously. Because such medium process computers have substantial total capabilities, they tended to be uneconomical when being considered for a single particular control function such as, for example, control of raw mix chemical composition.

Small or minicomputers have been available for many years. Yet by themselves they are relatively useless on a real-time process control job unless an adequate library of standard software and good application software especially tailored for real-time process control are available. Moreover, the lack of adequate supporting interface hardware particularly suited to the industries to be served had reduced their usefulness in such industries.

Surveys of many existing cement plants in the United States concerning the possibility of applying automatic process control have disclosed that there is a need and a potential usefulness for minicomputers if they are adequately equipped with supporting standard and application software, necessary interface hardware, and supporting training and other installation services.

Such a recent development is shown in Figs. 10-12. These figures show block diagrams of a line of minicomputers backed up by adequate standard software, hardware, and services all aimed at serving this segment of the cement manufacturing industry.




Fig. 10. Raw mix control with minicomputer package using X-ray sensing of chemical composition.




Fig. 11. Kiln-cooler control with minicomputer package.




Fig. 12. Process data handling and DDC with minicomputer package.

The three minicomputer-based automation systems shown in Figs. 10-12 are for raw mix chemical composition control, for kiln control, and for extended digital capability (including generic DDC software). Each system has the following control equipment and operational features: they are all built around a minicomputer system of hardware and standard library programs designed to meet process control requirements; controls process through outputs to control devices typically on the COP; each utilizes modern reliable devices for interface with operator-video-type of operator's console plus typer for combination operator's log and alarm log; each is a complete and independent system; each is powered from a ride-through power supply; and each can communicate with other minicomputer-based systems belonging to its own family as appropriate.

The raw mix system shown in Fig. 10 includes an X-ray analyzer for elemental analysis of the raw mix stream samples. The functional control provided by the pre-engineered software will control up to six raw material feeders, correcting feeder rates as necessary to maintain the sample analysis at the proper chemical composition. The system will also control up to two homogenizers to be batch or continuous filled for a specific chemical composition by adjusting the chemical composition hold point for the raw mix stream. A chemist's log with paper tape punch and reader for dumping and loading programs are included, as is the capacity for various custom options.

The kiln-control system shown in Fig. 11 provides the basic functions of maintaining stable kiln operation through proper setting and adjustment of the primary kiln variables such as feed rates, speed, fuel flow, and air-to-fuel ratio. Cooler grate and gas flow are also controlled as appropriate to the type of clinker cooler used. The system has the capability of being able to control the various types of kiln-cooler combinations, dry and wet feed, with and without preheater. Kiln performance log is included, as is the capacity for various custom options.

The system for extended digital capability provides the capacity for extensive data acquisition, for monitoring and alarming, and for daily production summary, and other logging functions; and combined with the extensive data acquisition capacity is the availability of DDC software for digital control of any or all process loops. The set points for the DDC process loops are normally set at the operator's video-type console, although supervisory controls of those set points from another minicomputer system family member is also possible (Fig. 12).

In addition to the previously described equipment and operational features, the successful minicomputer-based automation system must routinely include the full complement of all organizational backing by both users and supplier, including awareness, training, and commitment by the user, and including adequate installation start-up assistance, and follow-on service availability by the supplier. The minicomputer-based system then is simply an extension of the latest automation technology to meet the

evolving needs of the cement industry. All of the fundamental requirements for success still exist and must continue to be met for successful automation to result.

CONCLUSIONS

44

We may conclude the following:

- 1) The cement plant owner and his representatives have available even wider choices than before as to the sizes and capabilities of automatic process control systems which they can economically use.
- 2) This broadening of the base for process automatic control computers to also include the minicomputers, adequately supported by standard software and interface hardware, means that many existing plants can have automation applied to at least portions of their process which may not have been very economical hitherto.
- 3) Adequate people factors including appropriate job assignments of operating personnel and their supervision, combined with good initial and continued training remain vital for success in automatic control.
- 4) The possibilities of modifying basic plant design for new plants to better adapt to the possibilities of automatic process control are exciting. They lay a basis for significantly changing for the better total plant investment and operating profitability.
- 5) Success in achieving automatic process control is not an accident. Success is best designed-in from the beginning. To be attained, it principally includes owner involvement from the beginning and thereafter plus heavy supplier involvement from the beginning but tapering off as operation on control proceeds.
- 6) Principal essential ingredients for success with the typical accountability for each have now been identified for automatic process control systems in cement manufacturing plants. Typical economic benefits derived from successful automatic process control by digital computer installation have also been identified.

REFERENCES

- [1] Computer Users Symposium, "Scoreboard of process control computers for the cement industry," presented at the 1969 IEEE Cement Industry Technical Conference, Toronto, Ont., Canada, May 13-15.
- [2] R. E. Evans and J. H. Herz, "Seven years of process computer control at California Portland Cement Company," *IEEE Trans. Ind. Gen. Appl.*, vol. IGA-6, Sept.-Oct. 1970, pp. 472-475.
- [3] S. R. B. Gipe, "Direct digital controls: a total system approach," *1967 IEEE Conv. Rec.*
- [4] H. Egger, "Design and conception of integrated automated cement plants," *IEEE Trans. Ind. Gen. Appl.*, vol. IGA-5, Nov. Dec. 1969, pp. 752-758.
- [5] M. R. Harriott, D. L. Lippitt, and E. A. E. Rich, "Applications of digital computer control to the cement manufacturing process," presented at the 1968 Int. Seminar on Automatic Control in Lime, Cement, and Connected Industries, Brussels, Belgium, Sept. 8-13.
- [6] J. Waislawsky and H. S. Porter, "Automatic sampling and measurement of surface area of pulverized material," *IEEE Trans. Ind. Gen. Appl.*, vol. IGA-5, Nov. Dec. 1969, pp. 773-778.
- [7] F. Lebel, A. Guy, and D. E. Hamilton, "Computer direction to quality operations," *Rock Products*, Mar. 1967.
- [8] S. Levine, "8 plasticated sampling systems optimize computer operations at Allentown Portland Cement," *Rock Products*, Apr. 1967.

- [9] D. D. Bedworth and J. R. Faulkner, "Instrumenting cement plant for digital computer control," *ISA J.*, Nov. 1963.
- [10] J. R. Romig, W. R. Morton, and R. A. Phillips, "Making cement with a computer control system," presented at the 1961 IEEE Cement Industry Technical Conference, Pasadena, Calif., Apr. 11-17.
- [11] J. R. Romig and W. R. Morton, "Application of a digital computer to the cement making process," *IEEE Trans. Ind. Electron. Contr. Instrum.*, vol. IEC-13, Apr. 1966, pp. 2-9.
- [12] E. A. E. Rich, "Cement automation—1965," presented at the 1965 IEEE Cement Industry Technical Conference, Allentown, Pa., May 12-13.
- [13] J. Seringson, "Instrumentation and control for industrial minerals—current and future," *Can. Mining Met. Bull.*, July 1967.
- [14] C. J. Dick and R. G. Schlamh, "Large size clinker cooler operations," presented at the 3rd Annot. Cement Industry Operations Seminar, Chicago, Ill., Nov. 26-28, 1967.



E. H. Gautier, Jr., was born in Mobile, Ala., on April 26, 1925. He received the B.S. degree in electrical engineering from Duke University, Durham, N.C., and has engaged in post-graduate work at the University of Pittsburgh, Pittsburgh, Pa., and the Virginia Polytechnic Institute, Blacksburg.

He has been with the Westinghouse Electric Corporation, the Elliott Company, and the Pittsburgh Plate Glass Company. He joined the General Electric Company in 1962 and is presently Senior Sales and Application Engineer at their Manufacturing and Process Automation Division, West Lynn, Mass. He is experienced in the automation practices of industrial drives and processes in the cement, steel, and glass industries.

Myron R. Hurlbut (S'55-M'58) was born in Klamath Falls, Oreg., on September 2, 1936. He received the B.S. degree in electrical engineering from Oregon State University, Corvallis, in 1958.

He joined the General Electric Company upon graduation and completed their Advanced Engineering Program in 1961. After a year as Supervisor of the Advanced Engineering Program, he spent four years working in computerized patient monitoring as part of the medical electronics work at the X-Ray Department in Milwaukee, Wis. Since 1966 he has worked in cement plant automation, first with the Process Computer Department, Phoenix, Ariz., and presently with the Manufacturing and Process Automation Marketing Department, West Lynn, Mass. He has been awarded three patents for cement kiln control systems.

Mr. Hurlbut is a member of Phi Kappa Phi, Tau Beta Pi, Eta Kappa Nu, and Pi Mu Epsilon, and is a Registered Professional Engineer in the State of Ohio.



Edward A. E. Rich (M'38-SM'45) was born in Salt Lake City, Utah, in 1916. He received the B.S. degree in electrical engineering from the University of Utah, Salt Lake City, in 1937.

He has been with the General Electric Company since 1937. He spent two years in various test department assignments and eight years as a designer of synchronous machines. In 1947 he joined the Industry Sales and Engineering Operation Schenectady, N. Y., and is now principally involved in General Electric's engineering and sales relations with the glass and cement industries. He is the author of numerous IEEE and other technical papers presented in the United States and in other countries.

Mr. Rich served as Secretary of the Cement Industry Committee of the IEEE IGA Group for eleven years and is presently Chairman of the Control Working Group of the Glass Industry Committee. Since 1966 he has served as Vice Chairman, Papers, of the Technical Operation Department of the IGA Group. Has also served as Member-at-Large of the Group Ad Com in 1970. He received the 1969 Distinguished Service Award of the Cement Industry Committee.

The operation of a paper machine is critically affected by the complex interaction of subsystems that traditionally are subjected to independent control action. This article describes the design of a control system for a paper machine that takes into account such interaction, and shows how the design technique may be applied to a basis-weight/moisture-control system.

Interactive Control of Paper Machines

E. B. DAHLIN, *Measurex, Inc.*

Good paper-machine control must include coordination of such subsystems as refiner, headbox, and dryer, and speed and stock feed. Without such coordination, control actions that are taken in one part of the overall process may be major sources of upset in another part. Specifically, refiner adjustments may upset moisture control; speed changes may influence paper formation unless compensatory headbox actions are taken; setpoint changes in basis weight may cause both an upset in moisture content and a variation in sheet strength.

Effective handling of interactions among paper-machine subsystems may be initiated by constructing a control system that takes advantage of existing analog controls while employing the full power of digital computing techniques. The resulting control system is not too complex, yet greatly improves the output product, and at the same time keeps open as much digital computer capacity as possible for more sophisticated algorithm implementation.

For a general approach to mathematical modeling for the paper industry, Ref. 1 is suggested. Previous work by the author on certain algorithms appears in Refs. 2, 3, 4, and 5. The experimental data used in this article was gathered as described in Refs. 3 and 5.

Paper machine influences

The table on the next page establishes qualitative relationships among essential independent variables that may be either random disturbances or manipulation inputs, and an array of dependent variables. Variables preceded by an asterisk are normally manipulated and variables that can be observed are boxed.

Control objectives may be defined from a study of this table. The basic need for automatic regulation stems from the existence of the disturbance variables. Measured and manipulated variables afford possibilities for forming feedback control loops. The table also indicates simultaneous effects of manipulated

variables upon variables related to specifications for the product quality, such as basis weight, moisture, and formation.

It is often useful to stabilize fiber flow by cascaded control around the stock valve. In the table, fiber flow is identified as dry stock flow (DSF), and is defined as the product of consistency and stock flow. The feedback loop, closed from calculated DSF to stock valve position, will be affected by consistency reading noise and temperature impact on the consistency meter calibration.


However, these steady-state calibration errors are not too critical to good control because the long-term behavior of fiber flow is determined by feedback of basis weight. The usefulness of the calculated DSF loop is rather to prevent short-term variation in consistency from upsetting the basis weight and the moisture content of the reel.

The feedback loop from steam pressure to steam valve position is normally implemented with analog pneumatic controllers. Within the dynamic range of this control loop, the effects of steam line pressure and flash tank pressure are prevented from propagating through the system to influence dryer heat flow rate and reel moisture.

Interactive computer control system

The block diagram of Figure 1 shows how a digital computer may be applied to a paper machine for the purpose of improving product quality through more sophisticated control of interactions among operating subsystems. The computer receives measurements of quality-defining variables and performs highly complex analysis of, for example, nonlinear calibration characteristics and calibration parameters for different paper grades. Production rates, fiber consumption per produced reel, and means and variances of quality-defining variables can be prepared regularly for management. The computer can calculate on-

FIG. 1. Block diagram showing how a digital computer may be applied to a paper machine to improve quality of the product through more sophisticated control of interactions among the several subsystems of the wet and dry ends.



line the true cross-direction profiles of, say, basis weight, bone-dry weight, and moisture.

These and other complex functions are routinely performed as shown in Figure 1, where the computer implements algorithms to supplement the analog control of local operations. This system incorporates features that are not generally included in paper-machine control.

To illustrate the methods used, a relatively simple system for controlling basis weight and moisture will now be discussed (Figure 2).

The subsystem for pulp-flow control consists of a flowmeter feeding a signal to an analog flow controller, which then manipulates the stock valve position. A consistency meter transmits a signal to the digital computer. A program provides digital filtering for eliminating high-frequency noise associated with the consistency measurement. After noise removal, the program calculates flow set-point corresponding to fiber flow (dry stock flow or DSF). Implementation of this loop with a mixture of analog and digital hardware provides a profitable balancing between dynamic performance and cost.

The dryer-control system is a conventional pneumatic control loop regulating the steam pressure in a dryer section, usually the one directly ahead of the basis weight and moisture scanner.

The supervisory controller utilizes measurements of basis weight and moisture obtained (preferably) at scanning speeds between 500 and 1,000 in. per min. These speeds enable the computer to have better process information to work with in, for example, calculating cross-direction profiles.

Process identification

The objective of process identification is to determine process dynamics parameters—a must step in constructing the process mathematical model if an adequate control system is to result. The parameters are




Table - Paper Machine Influences




FIG. 2. An illustrative example of a combined basis-weight and moisture-control system, the subject of detailed discussion in this article.

required for both the design and the tuning phases. The procedure is to introduce small upsets in the manipulated variables and collect the response data in computer memory. After a small perturbation of the stock valve, for instance, a variation in stock flow, consistency, basis weight, and moisture will be observed. Again, a small variation in steam pressure setpoint will cause changes in steam pressure, moisture, and basis weight that are transmitted to the computer. The required parameters are obtained by analysis of such response data.

The criterion for a good model is that it provide the basis for good control-system tuning. The degree of needed accuracy of parameter estimation also depends on the loop sensitivity to discrepancies between assumed model structure with parameter values and actual process dynamics.

In the application being discussed, an adequate model structure can be derived from the wet-end model equations of Beecher, Ref. 1. Ignoring the head box time constant, the simplified linear model developed by Beecher is

$$\frac{\Delta BW}{\Delta DSF} = K_s e^{-s\tau} \frac{1 + \tau_2 s}{1 + \frac{\tau_1 s}{r_f}} \quad (1)$$

- where ΔBW = basis weight change at the reel
- ΔDSF = change of concentrated pulp flow to paper machine (gallons dry pulp per min.)
- K_s = gain constant
- τ = transport delay from stock valve to reel
- τ_2 = mixing time constant in the wire pit
- r_f = the fraction of fiber flow that does not circulate through the wire pit (retention)
- s = Laplacian operator

This model being acceptable for the wet end of the machine, the dryer is next considered. The nature of a response to a small steam-pressure change is obtained from a heat-flow analysis of the drum, Figure

3. If the felt is the same temperature as the pocket air, the heat flow per unit area may be modeled as in Figure 4. The driving signal is the temperature on the inner surface of the condensate. The sheet is considered as having a wet and a dry section, the latter resisting water removal. The rate of water removal is

$$F_w = CU_{iw} (T_i - T_w) \quad (2)$$

- where C = reciprocal enthalpy of water evaporation
- U_{iw} = heat conductivity per unit area between the wet sheet node
- T_i = temperature of the fibers in the sheet
- T_w = temperature of the water in the sheet

With temperature as the analog of voltage, heat capacity as the analog of electric capacity, and heat-transfer numbers as analogs of electric conductivities, the transfer function for Figure 4 may be written

$$\frac{F_w(s)}{T_1(s)} = \frac{C\eta}{R_i} \frac{AB}{(s+A)(s+B)} \quad (3)$$

where

$$\eta = \frac{U_{iw}}{U_{iw} + \frac{1}{R_{iw} + R_{wo}}} = \text{incremental dryer efficiency} \quad (4)$$

$$R_i = R_{1i} + R_{2i} + R_p \quad (5)$$

$$R_p = R_{pw} + \frac{1}{U_{iw} + \frac{1}{R_{iw} + R_{wo}}} \quad (6)$$

$$R_{ij} = 1/U_{ij}$$

A, B = characteristic radian frequencies of the network

When the sheet is transported through the dryer section—all of whose drums are assumed to have the




FIG. 3. Cross-section of dryer drum used to develop model, Figure 4.




FIG. 4. Electrical analog network for dryer drum, explained in text.

same characteristics--the total water content of the sheet element is

$$w(t_1; t_0) = w(t_0; t_0) - \int_{t_0}^{t_1} \gamma F_w dt \quad (7)$$

where $w(t_1; t_0)$ = weight of water per unit area at time of the element that entered the dryer section at time t_0 .

γ = the fraction of the total dwelling time in the section during which the sheet element is in contact with the steam drums

From the concept of Equation 7, the water content seen by a fixed observer located at the end of the dryer section and watching the sheets go by can be expressed by the differential equation

$$\frac{dw(t)}{dt} = \frac{dw_0(t - \tau_d)}{dt} - \gamma [F(t) - F(t - \tau_d)] \quad (8)$$

where $w(t)$ = water weight per unit area at dryer end
 $w_0(t)$ = water weight per unit area at dryer entry
 τ_d = dwelling time in the dryer section

Taking the Laplacian transform of Equation 8 and combining the result with Equation 3 yields the dryer-section transfer function:

$$\frac{w(s)}{T_1(s)} = \frac{\gamma C \mu}{R_1} \frac{A}{s + A} \frac{B}{s + B} \frac{1 - e^{-s\tau_d}}{s} \quad (9)$$

The constants A and B depend upon the heat-transfer coefficients and the heat capacities of the system, and are difficult to estimate. In a typical dryer, A varies widely while B is relatively independent of the heat transfer to the drum, Figure 5. The A reflects the condition of the internal heat transfer of the drum. Analysis of heat transfer between drum and sheet, wet and dry sheet nodes, and sheet to air pocket shows that A and B are both fairly independent of these parameters.

Equations 1 and 9 define a reasonably adequate model structure for purposes of process identifica-




FIG. 5. Comparison plot of characteristic radian frequencies A and B of the dryer-drum analog of Figure 4.




FIG. 6. Response to perturbations during an identification experiment of A (basis weight) and B (dry stock flow). The solid curve of Figure 6A is the response to the data in Figure 6B when used as a driver of the basis-weight model. Correspondence of this curve with the plotted data shows that a good model has been constructed.

tion. It is in practice feasible, Ref. 3, to combine these two structures into a single form:

$$Ke^{-\tau s} \frac{C}{s + C} \quad (10)$$

where K , τ , and C are gain, transport delay, and pole, respectively. Each of these parameters is individually determined for the two transfer functions of Equations 1 and 9. If this simplified form is used, there must be very short intervals between perturbations on the identification process, Ref. 3. A method for determining K , τ , and C by analysis of the data from an identification experiment is given in Refs. 2 and 6.

Figure 6 shows the response to perturbations during an identification experiment of A, basis weight, and B, dry stock flow. When the input time series data of Figure 6B is used to drive the basis-weight model, the solid curve of Figure 6A results, indicating by agreement with plotted data that a good pro-

cess model has been established in the computer.

Exposing the steam-pressure setpoint to perturbations yields the nonlinear behavior shown in Figure 7A, revealing the water-removal limitations of the steam drums. Figure 7B shows correspondence between observed response of moisture content and response obtained from driving the model with the data of Figure 7A.

The method illustrated here has been tested over many variables on a variety of paper machines. The conclusion is that effective tuning of larger systems can be accomplished by this method of process identification.

The control algorithms

For the system of Figure 2, algorithms are designed to obtain a specified response to setpoint changes in either moisture or basis weight. This response is overshoot-free and has exponential settling characteristics. Observations of closed-loop operation have been made on many installations, and the effectiveness of loop decoupling and transport delay has been verified, Refs. 4 and 5.

The process model of Figure 8 is used for controller design. The hold blocks maintain a continuous output signal updated periodically by the computer, which acts as a sampling device. The hold functions are incorporated in the steam manual-auto station and the analog flow controller shown in Figure 2.


The closed-loop dynamics of the steam-pressure loop are represented by a single pole, E . Cross-coupling characteristics are indicated by parameters α_1 and α_2 . An illustrative example of crosscoupling networks is given in Figure 9 and discussed later in some detail.

The dynamic effects of scanning, and of the resulting control by the cross-machine averages for moisture and basis weight (alternately bone dry and conditioned), are included in the model of Figure 8. The averages are calculated from sums formed over the samples taken during a single scan. In the model, continuous integration serves as an approximation for this calculation. Such approximation significantly reduces the complexity of the final control algorithm without producing any effect on control-system tuning. The symbol z^{-1} indicates a time shift equal to the scanning time increment T .

In Figure 10, speed of settling is shown as being dependent on a parameter (λ) that is chosen as high as possible consistent with permissible frequency and amplitude for steam pressure and stock-flow changes demanded by the controller. Better control requires greater activity in manipulating variables. Often, however, the maximum value of λ is determined by overshoot characteristics generated by nonlinear phenomena not accounted for in the model.

As to decoupling, let it be assumed that a moisture setpoint change is made, Figure 9. The algorithm CII will then see a positive moisture error d and call for a steam pressure decrease e . When steam pressure

FIG. 7A.—Plot of steam pressure variation obtained by exposing its setpoint to step perturbations. B.—Correspondence between observed response of moisture content and response obtained by driving the model with the data of Figure 7A.






FIG. 8. Model for design of a cross-coupled controller described in text. Cross-coupling not only reduces variable interaction but produces a faster, tighter control response.




FIG. 9. Illustrative cross-coupling network for system of Figure 8, showing how disturbance of either setpoint will result in an offset of the expected disturbance in the companion control channel.




FIG. 10. Settling speed curves for basis weight (A) and moisture (B) shown dependent on the value of parameter λ explained in text.




FIG. 11. Response curves of the moisture side of the controller with all cross-coupling removed. Note the oscillatory results for various values of the parameter λ .

decreases, basis weight and moisture will be affected according to response curves indicated by f and g . Due to process interaction, not only is moisture changed but basis weight is also upset. Eventually the basis weight algorithm C22 would correct the basis weight error, but this needless upset is avoided by operation of the decoupling algorithms C12 and C21.

Algorithm C21 will have already seen the moisture error d that occurred with the setpoint change, and called for a stock-flow decrease h . This has resulted in a nullifying effect on moisture and basis weight as indicated by signals j and k . Proper selection of algorithm C12 can similarly offset the effect of a basis-weight setpoint change on moisture.

In addition to interaction-free setpoint change, the decoupled controller achieves much faster control action than do independent basis weight and moisture controllers, Figure 11. Using normalized units to indicate deviation from setpoint, the graph shows moisture response to an upset when the two controllers are applied without decoupling algorithms. The graph may be compared with moisture response in Figure 10H, where much tighter control is obtained with good stability.

The decoupled controller prevents unnecessary

control actions. When a consistency variation causes simultaneous upset in basis weight and moisture, for example, the combined effect of the algorithms in Figure 9 will cause a stock-valve correction, leaving steam pressure unaffected.

It is hoped that this discussion of a combined basis weight and moisture-controller design has indicated how the basic principles may be applied to much more complex control systems.

REFERENCES

1. "Dynamic Modeling Technique in the Paper Industry," A. E. Beecher, *TAPPI*, Vol. 48, No. 2, pp. 117-120, February 1963.
2. "On-Line Identification of Process Dynamics," E. B. Dahlin, *IBM Journal of Research & Development*, Vol. 11, No. 4, pp. 408-426, July 1967.
3. "Process Identification and Control on a Paper Machine," E. B. Dahlin and I. B. Sunburn, IFAC/IFIP Symposium, "Digital Control of Large Industrial Systems," Toronto, Canada, June 17-19, 1968.
4. "Designing and Tuning Digital Controllers," Part I, E. B. Dahlin, *Instruments and Control Systems*, June 1968.
5. "Designing and Tuning Digital Controllers," Part II, E. B. Dahlin, R. L. Zimmer, M. G. Hutner, and W. A. Wickstrom, *Instruments and Control Systems*, July 1968.
6. "Process Identification for Control System Design and Tuning," E. B. Dahlin, Messerschmitt Corp., and D. B. Brewster, Westvaco Corp., *Control Engineering*, April 1969, p. 81.



centro de educación continua
división de estudios superiores
facultad de Ingeniería, unam



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

HARDWARE VOLUMEN II

M. EN C. MARCIAL PORTILLA R.

JULIO ,1979.

CONTADOR DE PROGRAMA (P.C.) CONTIENE LA DIRECCION DE LA INSTRUCCION (SIGUIENTE) A SER EJECUTADA.

REGISTRO DE INSTRUCCION (I.R.) CONTIENE LA CORRESPONDIENTE INSTRUCCION (PRESENTA).

REGISTRO DE USO GENERAL (ACUMULADOR, REGISTRO ARITMETICO REGISTRO DE INDICE ETC).

REGISTRO DE UN BIT - GUARDA EL RESULTADO DE LA OPERACION EFECTUADA. OVERFLOW, CARRY, SIGNO ETC.

U.A.L (ALU)

LOGICA DE CONTROL.- DECODIFICA LOS CEROS Y UNOS DE LA INSTRUCCION EN EL I.R. PARA GENERAR LOS PULSOS DE TIMING Y NIVELES LOGICOS.

BUSES.

CONEXIONES DE E/S.

OPERACION DEL PROCESADOR

INSTRUCCION FECHADA (TOMAR INSTRUCCION)

1. CONTENIDO DE P.C. PASA AL M.B.R. -> LA INSTRUCCION DIRECCIONADA ES LEIDA EN EL M.B.R. Y VA AHÍ AL I.R.

EJECUTA INSTRUCCION. - UNA VEZ QUE LA INSTRUCCION ESTÁ EN EL I.R. ES DECODIFICADA Y ENVA AL CONTROL DE OPERACIONES, SE HAN DE HACER LAS OPERACIONES, SE EJECUTA LA INSTRUCCION. - CADA VEZ QUE SE EJECUTA UNA INSTRUCCION SE VA AUMENTANDO EN UNO EL VALOR DEL CONTADOR DE PROGRAMA.

EN LA SIGUIENTE FIGURA SE MUESTRA LA ORGANIZACIÓN DE UNA COMPUTADORA DE 'DE UNA DIRECCIÓN'.





Fig. 2-1. Organization of a "basic" single-address minicomputer.

LA CUAL TIENE LOS SIGUIENTES MÓDULOS:

MEMORIA.- (CORE O C.I.) GUARDA EL PROGRAMA, INSTRUCCIONES Y LOS DATOS.

REGISTRO DE MEMORIA (M.B.R.)^{M.O.F.}, CONTIENE LA INSTRUCCIÓN O DATO QUE ENTRA O SALE DE LA MEMORIA.

REG. DE DIRECCIÓN DE MEMORIA (MAR) -- CONTIENE LA DIRECCIÓN EN LA MEMORIA DONDE LA PALABRA PRECISADA.



COMO ES UNA INSTRUCCION TIPICA


ADDR.	ETIQUETA	CODIGO	OPERANDO
100	→	MOV	CERO, ACC
104		ADD	UNO, ACC

MOVES MEM [...CERO]
AL ACC, P = P + 4

SUMA EL CONTENIDO
DE MEM [..., UNO]
AL ACC P = P + 4

MODOS DE DIRECCIONAMIENTO.

COMO SE VIO EN CLASE PASADA CON EL ING. A.P. CRITALVA UNA PALABRA DE COMPUTADORA LUCE A LA SIGUIENTE FORMA.



EN RONDE USUALMENTE SE UTILIZAN LOS ULTIMOS 9 BITS PARA DIRECCIONAR. LAS COMPUTADORAS (MAKIS & MICROS) USUALMENTE PERMITEN VARIOS MODOS DE DIRECCION DE LOS CUCO Y CONTINUACION SE MENCIONAN.

DIRECCION EN PAGINA CERD (SE DIRECCIONAN 2^9) PALABRAS AL PRINCIPIO DE LA MEMORIA PRINCIPAL. — i.e. si $D=8$ SE PUEDEN DIRECCIONAR 256 ($2^8=256$) PALABRAS.

PAGINA PRESENTB. SE ANIDE LA MEMORIA EN 256 PAGINAS (SI $D=8$) y UTILIZA D PARA ESPECIFICAR LA DIRECCION EN LA PAGINA DE LA CUAL SE DMO HA PRESENTB INSTRUCCION.

DIRECCIONAMIENTO RELATIVO — UTILIZA A D COMO UN NUMERO CONSIGNO y SE LA SUMA A LA DIRECCION DE LA CUAL SE TOMO LA INSTRUCCION PRESENTE.

DIRECCIONAMIENTO CON REGISTRO BASE — SE DIRECCIONAMIENTO ES SIMILAR AL ANTERIOR, EXCEPTO QUE LA DIRECCION SE GUARDA EN UN REGISTRO BASE (Cuyo CONTENIDO SE CONTROLA CON OTRAS INSTRUCCIONES).

DIRECCIONAMIENTO INDIRECTO — SUMA EL CONTENIDO DE UN REGISTRO DE INDIRICE AL CONTENIDO DE LA DIRECCION (D)

DIRECCIONAMIENTO INDIRECTO. — EL DIRECCIONAMIENTO SE HACE A CASO EN CONJUNTO CON UNA DE LAS FORMAS ANTERIORES. EL DIRECCIONAMIENTO INDIRECTO VIA A CONTENIDOS CATEGORIZADOS PORO, PARA DIRECCIONAR OTRA PALABRA, CUYO CONTENIDO SE HA UTILIZADO COMO DATO. — CON 16 BITS SE PUEDE DIRECCIONAR 64 K PALABRAS (2^{16}).

—

TOODAS LAS COMPUTADORAS ACEPTAN Y EMITEN DATOS UTILIZANDO INTERFERENCIAS PROGRAMADAS DE DATOS EN CONJUNCION CON UN SISTEMA DE INTERERUPCIONES Y PRORIDADES (PUEDE EXISTIR DMA). LA TRANSFERENCIA DE DATOS EN MINICOMPUTADORAS ES DE 30,000 PALABRAS / SEG (TIPICO).

EL SISTEMA DE INTERERUPCIONES Y PRORIDADES ES UTIL PARA UNA COMPUTADORA, PUEDE SER SERVIDO A LOS DIFERENTES DISPOSITIVOS CUANDO LO REQUEREN, O CUANDO EXISTE UNA FALLA, O PERDIDA DE LA INFORMACION.

VERAMOS UN EJEMPLO DE INTERERUPCION EN E/S.

- 1.- GUARDA EL CONTENIDO DE TODOS LOS REGISTROS EN MEMORIA
- 2.- ~~REGRESA~~ DETERMINA QUE DISPOSITIVO GENERO LA INTERERUPCION
- 3.- SE INICIALIZA LA SUBROUTINA DE INTERERUPCION, HASTA ~~TIENE~~ HASTA QUE QUEDA SATISFECHO EL DISPOSITIVO QUE LA DISPARA
- 4.- REGRESA EL CONTENIDO DE LOS REGISTROS, QUE FUERON GUARDADOS EN EL PASO 1
- 5.- CONTINUA EL PROCESO.

ALGUNAS COMPUTADORAS IMPLEMENTAN LO ANTERIOR EN HARDWARE O EN SOFTWARE

PARA TENER UNA TRANSMISION DE DATOS EFICIENTE, CASI TODAS LAS MINICOMPUTADORAS UTILIZAN EL ACCESO DIRECTO A MEMORIA (DMA). EL DMA, PROVEE UN ACOPAMIENTO 'RAPIDO' ENTRE EL COMPUTADOR Y LA MEMORIA (USUALMENTE DISCO), PARA LLEVAR ACABO TRANSFERENCIAS MASIVAS DE INFORMACION. SI NO SE TIENE D.M.A. HAY QUE INTERRUPTIR Y LLEVAR ACABO EL PROCESO DE CRITO ANTERIORMENTE. — PARA CADA PALABRA (O BLOQUE) TRANSFERIDO EL DMA UTILIZA UN CICLO DE MEMORIA. LA MANERA TIPICA DE UTILIZAR EL CANAL DMA ES LA SIGUIENTE.

COMO FUNCIONA EL DMA.

1.- CUANDO LA COMPUTADORA ESTA LISTA PARA TRANSMITIR DATOS ENTRE LA MEMORIA PRINCIPAL Y EL DISCO, SE TRANSFIERE INFORMACION DE INICIO A LA INTERFASE DEL DMA. ESTA INFO. INCLUYE LA DIRECCION DE LA PRIMEA PALABRA DEL BLOQUE TANTO PARA LA MEM. PRINCIPAL COMO PARA EL DISCO, ASI COMO EL NUM. DE PALABRAS EN EL DISCO FINALMENTE SE INCLUYE LA DIRECCION (SENTIDO) DE LA TRANSFERENCIA, ASI COMO UN COMANDO DE INICIO. LA COMPUTADORA CONTINUA CON SU TRABAJO NORMAL, DEJANDO AL DMA POR SI SOLO

2.- LA INTERFASE DEL DMA SE ESPERA A QUE APARECA LA DIRECCION DEL BLOQUE EN EL DISCO, Y MANDA UNA SEÑAL A LA COMPUTADORA. LA COMPUTADORA TERMINA EL CICLO INICIADO, Y NO HACE NADA DURANTE UN CICLO DE MEMORIA. EL CANAL DEL DMA SE ROBA EL CONTROL DE LA MEMORIA DURANTE ESTE CICLO, TRANSMITIENDO UNA PALABRA. UNA VEZ TRANSMITIDA LA PALABRA LA RE COMPUTADORA CONTINUA CON SU OPERACION SIN HABERSE DADO CUENTA, QUE UNA TRANSMISION A MEMORIA HA LLEVO ACABO.

3.- UNA VEZ QUE TODO EL BLOQUE FUE TRANSFERIDO, LA INTERFASE DMA PARA, MANDA UNA SEÑAL A LA COMPUTADORA QUE TERMINO, HACIENDO USO DEL SISTEMA DE INTERRUPCION. LA COMPUTADORA PUEDE AHORA HACER USO DE LA INFORMACION EN MEMORIA. (O DEL ESPACIO)

DEBIDO AL ABOO DE CICLOS EL DMA TIENE LA PRIORIDAD MAS ALTA DE CUALQUIER OTRO DISPOSITIVO DE E/S.

VEAMOS A CONTINUACION LA ORGANIZACION DE UNA MAQUINA 'POPULAR' LA PDP 11, Y PAPER UTILIZO ESTA MAQUINA EN "INTERFAZ" TEMA DE INTERES FUENTE UZIO.

LA COMPUTADORA PDP 11 ESTA ORGANIZADA ASI:

1.- CUENTA CON UN BUS (CANAL) UNICO AL CUAL ESTAN CONECTADOS EL PROCESADOR, LA MEMORIA, Y TODOS LOS PERIFERICOS. EL BUS TIENE 56 LINEAS, Y ESTAS SON:

- 16 LINEAS DE DATOS
- 13 TRANSFERENCIA DE PRIORIDADES
- 17 LINEAS DE DIRECCION
- 9 CONTROL

TODAS LAS LINEAS SON BIDIRECCIONALES, EXCEPTO 5. CADA DISPOSITIVO ESTA DIRECCIONADO COMO UNA LOCALIDAD DE MEMORIA, EXCEPTO QUE LA DIRECCION ES MAYOR QUE CUALQUIER LOCALIDAD.

2.- UN SISTEMA DE INTERRUPCIONES ^{y PRIORIDADES} FLEXIBLE, QUE PERMITE A CUALQUIER DISPOSITIVO TOMAR CONTROL DEL BUS, SIEMPRE Y CUANDO EL CPU HUBIESE TERMINADO UNA INSTRUCCION O

UNA TRANSFERENCIA DE DATOS HUBIERA TERMINADO. CUANDO UN DISPOSITIVO TOMA CONTROL DEL BUS, EL CPU DEJA LO QUE ESTABA HACIENDO, E INICIALIZA UNA RUTINA DE SERVICIO, PARA SATISFACER EL DISPOSITIVO. EL DISPOSITIVO EN CONTROL PUEDE TRANSFERIR INFORMACION A CUALQUIER OTRO DISPOSITIVO. ESTO SIGNIFICA QUE CUALQUIER DISPOSITIVO TIENE UN CANAL DMA.

3 LAS INSTRUCCIONES Y LA ORGANIZACION DE LA MAQUINA ESTA HECHA PARA RECONOCER RAPIDAMENTE UNA INTERUPCION, ASI COMO SU PRIORIDAD.

INTERFAZ EN UNA MINICOMPUTADORA.

LA INTERFAZ ENTRE UNA MINICOMPUTADORA Y CUALQUIER DISPOSITIVO DE C/S, QUE UTILIZA TRANSFERENCIA PROGRAMADA DE DATOS, INCLUYERA LAS SIGUIENTES DOS FUNCIONES


1.- TRANSFERENCIA DEL DATO (PALABRA) ENTRE LA COMPUTADORA Y EL DISPOSITIVO DE C/S SELECCIONADO.

2.- SINCRONIZACION CUANDO LA COMPUTADORA Y EL DISPOSITIVO SELECCIONADO ESTEN LISTOS PARA TRANSMITIR LOS DATOS, UTILIZANDO EL SISTEMA DE INTERRUPCION Y PRIORIDAD.

LO ANTERIOR SE LLEVA A CABO EN LA COMPUTADORA UTILIZANDO AMBOS 'SOFTWARE' Y 'HARDWARE' Y UN SISTEMA (INTERFAZ) DE CIRCUITERIA EN HARDWARE.

POR EJEMPLO SI SE QUIEREN TRANSMITIR DATOS DE UN ACUMULADOR
 (A15 ~ A0) A UN REGISTRO (X14... X0), (LA INTERFAZ SE
 MUESTRA EN LA SIGUIENTE FIGURA). LA COMPUTADORA SELECCIONA UN
 DISPOSITIVO ESPECIFICO CARGANDO 'SU NUMERO', EN UN REGISTRO
 SELECCIONADOR DE DISPOSITIVO. ~ POR EJEMPLO PARA EL DISPOSITIVO
 13 $D15 - D13 = 001101 = 13_{10}$

EL CIRCUITO DE-CODIFICA LA SEÑAL Y GENERA UNA SEÑAL DE
 'DISPOSITIVO SELECCIONADO'



001101




Fig. 6-32 Transferring data from the computer to a device interface.




Fig. 6-20 Typical I/O interconnections for devices using programmed data transfers.

SI LA COMPUTADORA TIENE PALABRA DE 16 BITS, SE PUEDEN TENER HASTA $2^6 = 64$ DISPOSITIVOS DE 6/8 Y EL BUS CONSISTE DE: (FIGURA ANTERIOR)

16 LINEAS DE DATOS

6 LINEAS SELECCIONADORAS DE DISPOSITIVOS

X LINEAS DE CONTROL DE LA COMPUTADORA AL DISPOSITIVO

Y LINEAS DE CONTROL DEL DISPOSITIVO A LA COMPUTADORA

LAS LINEAS DE CONTROL SINCRONIZAN LA TRANSFERENCIA DE DATOS, EL INICIO Y FINAL DE LAS OPERACIONES, ASI COMO EL CONTROL DEL SISTEMA DE INTERUPCION Y PRIORIDADES.

DURANTE UNA OPERACION DESARROLA LOS DATOS SALEN DEL ACUMULADOR (O LA COMPUTADORA) A UN REGISTRO EN LA INTERFAZ. ESTE REGISTRO SE UTILIZA PARA TENER LOS DATOS LISTOS CUANDO SE NECESITEN

ADICIONALMENTE SE GENERA UN PULSO DE CONTROL ANQUEADO DATOP,
EL CUAL OCURRE DESPUES DE DATO1 y ANTES DE DATO2

LO CUAL SE UTILIZA EN UN 'PRESET' DE LAS LINEAS DE DATOS QUE VAN AL REGISTRO DE F.F. (VER SIGUIENTE FIGURA)

EL PULSO DATOP ES 'AND' CON EL DISPOSITIVO SELECCIONADO PARA FORMAR UN PULSO EL CUAL HACE UN PRESET DIRECTO EN TODOS LOS F.F. DESPUES DATO2 ES 'AND' CON EL DISPOSITIVO SELECCIONADO y CON CADA LINEA DE DATOS PARA TENER UN CLEAR DIRECTO EN CADA F.F.




Fig. 6-11 Two-step presetting of a device interface register.

LA TRANSFERENCIA DE DATOS DE UN REGISTRO A UN ACUMULADOR EN LA COMPUTADORA SE ILUSTR A CONTINUACION.

EL REGISTRO DE SELECCIONADOR DE DISPOSITIVO EN LA COMPUTADORA MANDA UN PULSO DE CONTROL DAT11 A TODAS LAS INTERFACES.




Fig. 6-14 Transferring data from a device interface register to an accumulator in the computer.







Fig. 5-35 Rudimentary interrupt system.

IDENTIFICACION DEL DISPOSITIVO QUE INTERRUPTIO



EL SISTEMA 'RUDIMENTARIO' SE VERA COMO SE MUESTRA EN LA SIGUIENTE FIGURA




Fig. 6-37 Rudimentary priority system.

COMUNICAR VARIOS DISPOSITIVOS SUELEN INTERRUPTIR A LA VEZ. UNA FORMA DE RESOLVER ESTE PROBLEMA ES UTILIZANDO UN SISTEMA DE PRIORIDADES. ESTE SISTEMA NOS DEBE DE ASEGURAR QUE SOLO UN DISPOSITIVO SE DEBE RECONOCER A LA VEZ. LA COMPUTADORA INICIA SU TAREA DANDO SERVICIO AL DISPOSITIVO DE MAYOR PRIORIDAD, PARA LO CUAL DEJA LA SEÑAL DE INTERRUPTOR DE ESE DISPOSITIVO, QUITANDO LAS SEÑALES DE INTERRUPTOR DE LOS DISPOSITIVOS DE MENOR PRIORIDAD.

UNA FORMA DE RESOLVER EL PROBLEMA ANTERIOR ES UTILIZANDO UNA MASCARA DE PRIORIDADES. EN LA CUAL CADA DISPOSITIVO AFILIO DE LOS 16 GRUPOS DE PRIORIDADES. SI HAY 2 DISPOSITIVOS CON LA MISMA PRIORIDAD UNO NO PUEDE INTERCUMPLIR A OTRO

SUPONGAMOS QUE EL DISPOSITIVO # 13 SE LE ASIGNA PRIORIDAD DEL GRUPO 5. CUANDO ESTE DISPOSITIVO HAGA UNA INTERRUPCION, LO PRIMERO QUE HACE LA COMPUTADORA, AL INICIAR INICIAR LA SUBROUTINA DE SERVICIO ES LEER LA 'MASCARA DE PRIORIDADES' DE ESTE DISPOSITIVO LA CUAL SE ENCUENTRA EN MEMORIA Y LA COLOCA EN UN ACUMULADOR, ESTA MASCARA PUEDE TENER APAGADOS LOS DISPOSITIVOS EN LOS GRUPOS 11, 10, 5, y 1, LOS OTROS DISPOSITIVOS SE QUEDAN 'ACTIVOS' y PUEDEN INTERCUMPLIR AL # 13

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	0	0	1	0	0	0	1	0

Fig. 6-38 Priority mask.




Fig. 6-39 Setting priorities with a mask.

E/S

UNA DE LAS FUNCIONES MAS IMPORTANTES DE LOS SISTEMAS DIGITALES, ES LLEVAR ACABO UNA ACCION DE CONTROL.

UN ACTUADOR MUY SIMPLE EN LOS DISPOSITIVOS ON-OFF ES TRANSISTOR (COMO SWITCH)

STEPING M010.2.




Fig. 7-6 Switching sequence for stepping.

In general, the technology available makes 8- to 12-bit D/A converters (either binary or two to three digits of BCD) commonplace. Lower resolution does not save a manufacturer appreciable cost, while higher resolution presses a manufacturer toward significantly costlier circuits. The circuit of a D/A converter is combinational. Furthermore, the settling time of the output in response to a change on the input is fast. For example, the time for the

Significantly, the torque transmitted by a hysteresis clutch is virtually independent of the speed of either the load or the ac motor.

To drive such devices, we can use a low cost *digital-to-analog (D/A) converter* to provide a voltage or current proportional to a digital input. With the advent of high-performance integrated-circuit components, these D/A converters are being built by many manufacturers with ever-improving performance specifications and dropping costs. An example of a low-cost 12-bit D/A converter is shown in Fig. 7-9. It converts a 12-bit sign plus two's complement input (from DTL or TTL logic) into a bipolar output voltage proportional to the input and between ± 10 V.




Fig. 7-5 Drive circuitry for a stepping motor.




Fig. 7-1 Transistor switches. (a) Basic transistor switch; (b) light driver; (c) inductive load driver; (d) inductive load drivers having faster turn-off; (e) inductive load driver having faster turn-on and turn-off; (f) cascaded transistor switches.

gently instead of abruptly when the transistor is turned off. These modifications are made to protect the transistor from excessive power dissipation during switching and from voltage breakdown during turn-off due to an inductive voltage surge.

Although the circuit of Fig. 7-1c will drive any inductive device, often the performance of the device can be significantly improved if the current can be turned on and off faster. Thus a stepping motor can be made to step faster and a printer can be made to print at a higher rate.

One of the modifications shown in Fig. 7-1d is often used to speed up turn-off of the current in the inductive coil. Turn-off is accelerated by dissipating energy in either R_4 or the Zener diode. The Zener permits the breakdown voltage of the transistor to be approached more closely than R_4 does. Also, it kills the current at a constant (maximum) rate. In contrast, the current in the R_4 circuit peaks close to the same maximum rate, and then its rate decays exponentially.

The circuit of Fig. 7-1e adds a resistor R_6 to speed up turn-on of the current. To do this V_{cc} must be increased so that in the steady state the inductive load sees its rated voltage. Increasing V_{cc} and R_6 together in this way, in effect, increases the source resistance seen by the inductive load.

infinite source resistance (i.e., if the load were supplied from a switched current source) the current buildup would be instantaneous. The trade-off involved in increasing R_6 is the power dissipated in R_6 and the increased power required of the V_{cc} power supply.

In many cases, the device current is sufficiently large so that V_1 cannot be driven directly from a gate output. Figure 7-1f shows a transistor switch driven by an inverter whose sole function is to provide current gain, permitting a lower value of R_1 than a gate output can drive.

Sometimes when finer control is required than can be achieved with normal on-off operation, this finer control can be obtained while still retaining the simplicity and power efficiency of a transistor switch. By using fast, time-averaged switching, we can obtain proportional temperature control of a gyro in an inertial guidance system, as shown in Fig. 7-2. The duty cycle T_1/T_2 can be controlled digitally with a counter to provide heat input to the gyro directly proportional to the error between the desired and actual temperatures. Furthermore, the thermal response of the heater winding will smooth the input to its average value of

$$\frac{T_1}{T_2} V_{cc}$$

Direct digital control of shaft position can be efficiently achieved with a stepping motor, such as that shown in Fig. 7-3. With the many manufacturers who provide them, stepping motors are available having a broad range of torque ratings, without gearing, from a fraction of an ounce-inch for small instrumentation stepping motors up to hundreds of pound-inches for large units. They are






Fig. 7-2 Time-averaged switching for fine control of a variable.

ORGANIZACION DE UNA COMPUTADORA.




C.P.U.

TAMBIEN USAMOS
UNIDAD PROCESADORA



VEAMOS COMO ES UNA 'PDP' (+o-) PARA ENTRAR EN DETALLE MAS ADELANTE CON EL CONJUNTO DE INSTRUCCIONES DE LA MAQUINA.



LINEA $\overline{RD}/\overline{WR}$. — controla la actividad de la memoria
 PUEDE ESTAR EN EL ESTADO \overline{RD} o EN EL ESTADO \overline{WR} . CUANDO
 EL CONTROL CAMBIA DE \overline{WR} A \overline{RD} , LA MEMORIA INICIA UN
 CICLO DE OPERACION. UNA VEZ COMPLETADO UN CICLO
 LA LINEA REGRESA AL ESTADO \overline{WR} , ESPERANDO
 NUEVAMENTE SER USADO.

NOTESE QUE DIVIDIDAS LAS PALABRAS EN BYTES
 $2 \text{ BYTES} = 1 \text{ PALABRA (HP), (D.P.), (NOVA), ETC.}$

PARA GUARDAR INFORMACION EN MEMORIA, LA DIRECCION
 DE LA INFORMACION A GUARDARSE SE COLoca EN EL
M.A.R. y LA INFORMACION EN EL M.D.R.

LA LÍNEA LEE / ESCRIBE ES COLOCADA EN ESTADO ESCRIBE C
 EL CONTROL BYTE / WORD EN EL ESTADO WORD, Y EL CONTROL GO / IOE EN GO. CUANDO LA MEMORIA SENSATA LA LÍNEA GO ACTIVA (UNO LÓGICO), SE INICIA LA OPERACION DEL CICLO. LA SEÑAL WORD INDICA QUE EL MDR CONTIENE LA INFORMACION Y QUE EL MAZ, LA DIRECCION DE LA PALABRA.

EL COMANDO ESCRIBE (WRITE) CARGA EL CONTENIDO DE LA PALABRA DIRECCIONADA POR EL MAZ. (LA FORMA DE ESCRIBIR EN BYTE ES TOTALMENTE SIMILAR)

PARA RECUPERAR UNA PALABRA DE LA MEMORIA, SE COLOCA LA DIRECCION EN EL MAZ, SE ACTIVA EL COMANDO WORD DE BYTE / WORD, Y LA LÍNEA READ / WRITE EN READ. CUANDO LA SEÑAL GO ES RECIBIDA, LA INFORMACION DIRECCIONADA POR EL MAZ ES COPIADA EN EL MDR.

ESTO ES:

WRITE MM[MARTI, MAR] ← MDR.


READ MDR ← MM[MARTI, MAR]

VEAMOS AHORA UNA MAQUINA REAL :

LA FAMILIA PDP 11/XX

CARACTERISTICAS GENERALES

- * PALABRA DE 16 BITS
- * DIRECCIONAMIENTO DIRECTO DE 32 K PALABRAS
- * PROCESAMIENTO EN BITS O PALABRAS.
- * OPERACION ASINCRONA.
- * MODULAR
- * STACK PROCESSING - facilita la manipulacion de ESTRUCTURAS DE DATOS
- * 8 (16) REGISTROS DE USO GENERAL.
- * ASIG. DE PRIORIDADES
- * VECTOR DE INTERRUPCIONES
- * OPERACIONES DE OPERANDO SIMPLE Y DOBLE.



SU ARQUITECTURA.

- x LA PDP UTILIZA ARITMETICA COMPLEMENTO DE 2
- x DIRECCIONA DIRECTAMENTE 32K PALABRAS.
- x PUEDE HACER ARIT. EN PUNTO FLOTANTE (DP)

UNIBUS

EL UNIBUS CONECTA EL CPU, CON LA MEMORIA, Y TODOS LOS PERIFERICOS.


== DIRECCIONES, DATOS, Y LOGICA DE CONTROL SON MANDADOS EN 56 LINEAS.

- CADA DISPOSITIVO EN EL UNIBUS TIENE ASIGNADA UNA DIRECCION
- CASI TODAS LAS LINEAS EN EL UNIBUS SON BIDIRECCIONALES lo cual significa que la misma señal utilizada como entrada es usada como salida. Es decir UN DISPOSITIVO PUEDE SER USADO O CARGADO DEL CPU O DE CUALQUIER OTRO DISPOSITIVO.

EL C.P.U.

EN EL CPU SE LLEVAN ACABO TODAS LAS OPERACIONES ARITMETICAS Y LOGICAS, TAMBIEN ACTUA COMO ARBITRO PARA EL USO DEL UNIBUS, SEGUN UN PATRON DE PRIORIDADES.


El PROCESES STATUS WORD (PS) ESTA LOCALIZADO EN
 EN LA LOCALIDAD 77776 y contiene informacion sobre el
 estado presente de la PDP/xc, esta informacion
 incluye - PRIORIDAD ACTUAL DEL PROCESADOR -
 - modos de operacion presente y pasado.
 - codigos condicionales ~~cond~~ describiendo el
 resultado de la ultima instrucc.



CONDICIONALES

- Z=1 EL RESULTADO FUE 0
- N=1 " " " " FUE (-)
- C=1 SI LA OPERACION RESULTO
 EN UN MSB.
- V=1 SI LA OPERACION RESULTO
 EN UN OVERFLOW DEFINIDO

ORGANIZACION DE LA MEMORIA



DIRECCIONES OCTALES

ACCESO DIRECTO DE MEMORIA. (D.M.A.)

LA FAMILIA P.D.P, PUEDE TRANSFERIR INFORMACION ENTRE LA MEMORIA Y CUALQUIER DISPOSITIVO, DIRECTAMENTE, ESTO ES, SIN QUE LA INFORMACION PASE POR EL CPU. ESTE MODO DE OPERACION REQUIERE UN CANAL LLAMADO DMA (CANAL DE ACCESO DIRECTO A MEMORIA). CUANDO EXISTE ALGUN CONFLICTO POR EL USO DEL CANAL DMA, EL CPU RESUELVE EL PROBLEMA. DEBIDO A QUE LAS SOLICITUDES DE I/O DE (A) MEMORIA SON DEPENDIENTES DEL TIEMPO, OURREN FRECUENTEMENTE Y DURAN POCO LA SOLICITUD DE E/S (I/O) TIENE PRIORIDAD SOBRE EL CPU. ESTE TRAZO PREFERENTE SE LLAMA RABO DE CICLO, ES DECIR AL I/O SE LE DAN CICLOS, A COSTO DEL CPU.

PROCEDIMIENTO DE INTERRUPCION.

EL MANEJO DE INTERRUPCIONES EN LA PDP ES AUTOMATICO, LA OPERACION DE INTERRUPCIONES COMO SIGUE:

- 1.- EL PROCESADOR TOMA CONTROL DEL BUS (PERMITIENDO PRIORIDADES).

2.- CUANDO UN 'AMO TOMA CONTROL, manda al PROCESADOR UN COMANDO DE INTERRUPCION y UNA DIRECCION DE MEMORIA UNICA, de cual CONTIENE la DIRECCION DE LA SUBROUTINA DE SERVICIO DEL DISPOSITIVO EN ~~EL~~ ESPACIO VIRTUAL EN KERNEL, llamando la direccion del vector de interrupcion!
El $PC = PC + 2$

(J)

3.- EL PROCESADOR GUARDA PS y PC EN 2 REGISTROS TEMPORALES EN EL CPU y

4.- LOS NUEVOS PS y PC son tomados de una DIRECCION ESPECIFICA y EL PS y PC VIEJOS SON MOTIVOS EN EL STACK, TAL y COMO LO INDICAN LOS BITS 14 y 15 DEL NUEVO PS y EL MODO DE OPERACION PREVIO ES GUARDADO EN LOS BITS 13, 12 DEL NUEVO PS, LA RUTINA DE SERVICIO SE INICIALIZA.

5.- LA RUTINA DE SERVICIO PUEDE CAUSAR QUE EL PROCESADOR INTERRUPTA LA RUTINA DE SERVICIO AL EJECUTAR UN RETURN FROM INTERRUPT (RTI o RTR) no descienda cuando se va al ensamblador lo cual causa que SALGAN DEL STACK las 2 palabras de hasta arriba, y usadas para cargar PC y PS.

INSTRUCCIONES DEL PROCESADOR (CONJUNTO DE INSTRUCCIONES)

DADO QUE EL VER UN CONJUNTO DE INSTRUCCIONES, RESULTA ABURRIDO (PERO NECESARIO) VAMOS A VER ESTAS CON EJEMPLOS INTERCALADOS, COMO EN ESTE TEMA NO SE PERMITEN CAMBIOS, LAS NOTAS FUEON TOMADAS DIRECTAMENTE DEL MANUAL DEL PROCESADOR (PROCESSOR HANDBOOK) PDP 11/45 — 95

MNEMONIC: This is indicated at the top corner of each page. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each instruction shows the octal op code, the binary op code, and bit assignments. (Note that in byte instructions the most significant bit (bit 15) is always a 1.)

SYMBOLS:

- () = contents of
- SS or src = source address
- DD or dst = destination address
- loc = location
- ← = becomes —
- ↑ = "is popped from stack"
- ↓ = "is pushed onto stack"
- ∧ = boolean AND
- ∨ = boolean OR
- ⊕ = exclusive OR
- ~ = boolean not
- * Reg or R = register
- ... B = Byte
- = $\begin{cases} 0 & \text{for word} \\ 1 & \text{for byte} \end{cases}$



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam



INTRODUCCION A LAS MINICOMPUTADORAS (PDP -11)

CONJUNTO DE INSTRUCCION CON EJEMPLOS


M. EN C. MARCIAL PORTILLA R.

JULIO, 1979.

LA MEJOR FORMA EN LA QUE SE APRENDE A PROGRAMAR ES PROGRAMANDO, POR LO QUE, ANTES DE VER EL CONJUNTO GLOBAL DE INSTRUCCIONES, VEAMOS ALGUNAS DE LAS MAS IMPORTANTES.

OPERACION	MEMORICO	SIGNIFICADO
ADD	ADD 100, 200	$(200) \leftarrow (200) + (100)$
MOV	MOV 300, 200	$(200) \leftarrow (300)$
JUMP	JMP 400	$PC \leftarrow (400)$

VEAMOS COMO HACER UN PROGRAMA QUE CALCULE $D = A + B + C$



0	MOV	A, 7
1	ADD	B, 7
2	ADD	C, 7
3	JMP	0
4	VALOR DE A	
5	" DE B	
6	VALOR DE C	
7	RESULTADO	

COMENTARIOS
 MOVE A a D
 ADD B to D
 ADD C to D
 CONTINUA.

VEAMOS EL MISMO PROGRAMA PERO UTILIZANDO LOCALIZACIONES LOGICAS (QUE ES COMO SE HACE).

```

LOOP:      MOVE A, B
           ADD  B, C
           ADD  C, D
-  A:      (VALOR de A)
          B:      (VALOR de B)
          C:      (VALOR de C)
          D:      (0)

```

AL CONJUNTO BASICO MOV, ADD, JMP, LE ADICIONAREMOS ALGUNAS OPERACIONES BASICAS.

USAMOS.

- MOVE MOV A, B
- ADD ADD A, B
- SUBTRACT SUB A, B
- COMPARE CIF A, B
- JUMP JMP X
- BRANCH EQUAL ZERO BEQ X
- BRANCH NOT EQUAL ZERO BNE
- BRANCH IF PLUS. BPL
- BRANCH IF MINUS BMI
- BRANCH ALWAYS. BEX
- HALT HALT

$(R) \leftarrow (A)$
 $(R) \leftarrow (A) + (B)$
 $(R) \leftarrow (A) - (B)$
 $A - B$
 $J \leftarrow (X)$


si la ultima OPERACION $\left\{ \begin{array}{l} = 0 \\ \neq 0 \\ \geq 0 \\ \leq 0 \end{array} \right\}$ } $PC \leftarrow (X)$

$PC \leftarrow (A)$
 la maquina se para

8

CON LO VISTO ANTES PARA HACER EL SIGUIENTE PROBLEMA:

SEAN LOS NÚMEROS ENTEROS DE 1 A N, Y N=0 LA SUMA SEA CERO, EL PROGRAMA DE PROSO DEL PROBLEMA SERA:



sum = 0

PROGRAMA PARA COMPUTAR LA SUMA DE LOS NÚMEROS N NÚMEROS ENTEROS.

```

N:      15
SUM:    0
INICIO: MOV    CREG, SUM ; VALOR DE N FACIL
        CHP    CREG, N   ; AUMENTAR PARA LA SUMA
        BR    STDP      ; INICIALIZA LA SUMA
        MOVE  UNO, NUM  ; N=0?
        LOOP: ADD  NUM, SUM ; SI SI, STDP
        CHP    N, NUM    ; INICIA SUMA
        BEQ   STDP      ; ¿TERMINAMOS?
        ADD  UNO, NUM    ; INCREMENTAR UNO
        BR    LOOP      ; CONTINUAR
STP:    HALT
CREG:   0
UNO:    1
NUM:    0
        END  START    ; FIN DEL PROG EN EL JAMBLORE
  
```

NOTAR QUE SE INTRODUCIERON LAS INSI. END START.
 LAS CUALES INDICAN EL FIN DEL PROGRAMA Y PROVEEN
 UNA LOCALIDAD DE INSTRUCCION DE INICIO PARA SU EJECUCION.
 DESPUES DEL END SE INDICA QUE YA NO HAY NADA
 QUE CAMBIAR.

; COMENTARIOS


VEAMOS COMO TRABAJAR CON ARREGLOS.

UN PROGRAMA EN FORTRAN QUE SUMA 50 ELEMENTOS
 EN UN ARREGLO (VECTOR) K(I):

```

SUMA = 0
DO 10, I = 1, 50
10 SUMA = SUMA + K(I)
  
```

ONDE ^{donde} K(I) ESTARAN GUARDADOS EN LOC. SUCESIVAS DE MEMORIA
 Y SU DIAGRAMA DE FLUJO SERA





```

START:  MOV    CERO, ISUM      ; INICIO SUMA
        LOOP:  ADD    K, ISUM   ; SUMA UN ELEMENTO AL ARREGLO K
        CMP    LOOP, LIMIT    ; TERMINA?
        BEQ   STOP           ; SI
        ADD   CONST, LOOP     ; MODIFICA DIRECCION
        BR    LOOP          ; LOOP
STOP:   HALT
CERO:  D      0              ; TERMINA AQUI
SUM:   D      0              ; CTE CERO
CONST  (UNA CONSTANTE). 50 ; RESULTANTE DE SUMA
                                ; VALOR DE UNA CTE QUE
                                ; SERA SUMADO A LA INSTRUCC. EN
                                ; LOOP
LIMIT  ADD   K+9., ISUM     ; COMO SI FUERA LA
                                ; INSTRUCCION EN LOOP
                                ; DESPUES DE HABER SUMADO
                                ; EL ULTIMO ELEMENTO DEL
                                ; ARREGLO

```

NOTAR QUE LOOP ES MODIFICADO SUMANDO UNA CTE AL PRIMER OPERANDO DE ESTA INSTRUCCION, GENERA UN DIRECCION NUEVA INICIAL, PARA QUE LA PROXIMA VEZ QUE SEA EJECUTADA SE SIGUIENTE ELEMENTO DEL ARREGLO K ES SUMADO A ISUM.

LIMIT CONTINUA (ETIQUETA) DE VALOR QUE REPRESENTA UNA INSTRUCCION, QUE LE PARECE A LOOP CUANDO HA SIDO MODIFICADA A SUMAR EL ULTIMO ELEMENTO DEL ARREGLO K.

LA MODIFICACION DE LA DIRECCION Y LA INSTRUCCION NO PUEDE USARSE, AUNQUE SI HAY CERO ES UTIL DE CUANTAS...

VEAMOS COMO DARLE LA VUELTA AL PROBLEMA ANTERIOR.

REGISTROS GENERALES.

LOS REGISTROS GENERALES LE AYUDAN AL PROGRAMADOR CUANDO TIENE QUE TRABAJAR CON DIRECCIONAMIENTO DE OPERANDOS. EL EJEMPLO ANTERIOR DE SUMA TO H'S AL ARREGLO K ES UN CASO EN EL CUAL SE DEBEN USAR LOS REGISTROS GENERALES PARA DIRECCIONAMIENTO DE OPERANDOS. LOS REGISTROS PUEDEN USARSE COMO ACUMULADORES DE DIRECCIONES O MAS BIEN COMO REGISTROS DE INDICES.

CUANDO LOS REG. GENERALES SE UTILIZAN EN EL MODO DE INDICE, LA DIRECCION FINAL O DIRECCION EFECTIVA (EA) DE LOS OPERANDOS FUENTE Y DESTINO ES CALCULADA COMO EL VALOR DEL OPERANDO O PALABRA INDICE (X) MAS EL CONTENIDO DE UN REGISTRO DE INDICE (R) ESPECIFICO.

$$X + (R) = EA$$

SE ALBERDAN EL PRIMER PROGRAMA A LA SUMA DE A+B+C DEN HAGAMOSLO AHORA UTILIZANDO LOS REGISTROS GENERALES.

```

START : MOV  A,R0      ; COLOCA A EN R0
        ADD  B,R0      ; SUMA B (A+B)
        ADD  C,R0      ; SUMA C
        MOV  R0,SOL     ; RESULTADO EN SOL
        HALT
  
```

¡FAMOS AHORA EL PROGRAMA DEL VECTOR QUE SUMA 50 NÚM.

```
MOY      CERO, R0      ; REGISTRO DE SUMA
MOY      CERO, R1      ; REGISTRO DE CUENTA
LOOP:    ADD      R(R1), R0      ; SUMA ELEMENTO DEL ARREGLO.
        CMP      R1, D49      ; TERMINE? - 21 - D49.
        BPL      STOP      ; SI NO, CONTINUA
        ADD      UNO, R1      ; GENERA EL SIG. INDICE
        BR      LOOP      ; CONTINUA EL LOOP.
        .
        .
        .
STOP:    HALT      ; TERMINA AQUI
CERO:    0
UNO:     1
D49:     49.      ; DE DECIMAL.
```

MODD DIRECCION

```
SUMA    DOS, N
```

...

DOS: 2

PODRAMOS CAMBIAR EL MODD DE DIRECCION

POR DIRECCIONAMIENTO DIRECCION, ESID CUANDO #

SUMA # 2, N

AUTOINDEXAMIENTO

DADA LA FRECUENCIA, LOS QUE OPERAN LOS INDICES LAS COMPUTADORAS TIENEN 'HARDWARE' PARA MANEJAR LOS INDICES, AUTOMATICAMENTE, YA SEA INCREMENTANDO O DECREMENTANDO EL INDICE.

PARA INCREMENTAR $(R) +$ EN ESTE CASO EL CONTENIDO DEL REG. ES INCREMENTADO DESPUES DE SER USADO COMO LA DIRECCION DEL OPERANDO

PARA DECREMENTAR: $-(R)$ EN ESTE CASO EL CONTENIDO DEL REGISTRO ES DECREMENTADO ANTES DE SER USADO COMO LA DIRECCION DEL OPERANDO.

VEAMOS UNA VEZ NUESTRO PROBLEMA

```

    ...
    MOV    #D, R0      ; INICIA SUMA
    MOV    #K, R1      ; DIRECCION DEL ARRIBLO (W)
LOOP:  ADD    (R1)+, R0 ; SUMA EL SIGUIENTE ELEMENTO
    ; W EN ARRIBLO K.
    CMP    #K+19, R1  ; ¿TERMINA?
    BPL   LOOP
    ...

```

DIRECCIONAMIENTO INDIRECTO. - ES UNA FORMA ALTERNATIVA DE DIRECCIONAMIENTO, CON ESTA FORMA DE DIRECCIONAMIENTO SE PUEDEN PASAR PARAMETROS A SUBROUTINAS, PARA UTILIZAR ESTRUCTURAS DE DATOS ETC.

SU FORMA SINTACTICA ES: @ ["()]

... (CUALQUIER COLUMNA DE CRISTAL ADECUADO COMO OPERANDO).


SE EJEMPLA SI QUEREMOS LIMPIAR EL CONTENIDO DE LA LOCALIDAD A[0]

```

MOV #0, @1002 ; LIMPIAR A[0] INICIALMENTE
:
:
MOV #77 ; LOCALIDAD A SER LIMPIADA

```

AYUDA SI QUEREMOS LIMPIAR TODOS LOS ELEMENTOS DE LOCALIDADES DE MEMORIA SE HACE LO SIG.




```

START: MOV #100, R0 ; INICIA A[0]
        MOV #A, R1 ; DIR. BASE DE LOCALIDAD
LOOP: MOV #0, @R1 ; LIMPIA Y APUNTADE
        SUB #1, R0 ; DECREMENTA CONTADOR
        BNE LOOP ; R0 > 0, A LOOP
        HALT ; ALTO

```

A: (ABRINDO DE LOS ELEMENTOS)

END START ; FIN DE PROGRAMA




EL PROC. STATUS VIVE EN LA PRIMERA LOC. DE LA MEM. RECORDAMOS QUE EL P.S. — CONTIENE CODIGOS CONDICIONALES (C.C.) LOS CUALES CONTIENEN INFO. DE LA ULTIMA OP. ARITMETICA.

VEAMOS EL CONJUNTO DE OPERACIONES DE UN SOLO OPERANDO

OPERACION	FORMA SIMBOICA	SIGNIFICADO
LIMPIA	CLR R0	$(R0) \leftarrow 0$
COMPLEMENTA	COM VALOR	$(VALOR) \leftarrow \neg(VALOR)$
INCREMENTA	INC VALOR	$(VALOR) \leftarrow (VALOR) + 1$
DECREMENTA	DEC X(R2)	$((R2) + X) \leftarrow ((R2) + X) - 1$
NEGTA	NEG R0	$(R0) \leftarrow -(R0)$
PRUEBA (TEST)	TEST (R1)	$((R1) - 2) - 0$
BRINCA	JMP AQUI	$PC \leftarrow AQUI$
ANHA BYTES (SWAP)	SWAP AB	$(AB)_{15-8} \leftarrow (AB)_{7-0}$ $(AB)_{7-0} \leftarrow (AB)_{15-8}$


RECORDAMOS TAMBIEN EL FORMATO DE UN SOLO OPERANDO



ASI POR EJEMPLO SI QUERAMOS INCREMENTAR EN UNO EL REGISTRO R3 SERA

INC R3

005203
 INSTRUCCION
 EN OCTAL
 (HEXAGONAL POR)



LAS INSTRUCCIONES DE UN JOAO OPERANDO SON

GENERALES

CLR (B)	LIMPIA DESTINO
COM (B)	COMPLEMENTA ✓
INC (B)	INCREMENTA ✓
DEC (B)	DECREMENTA ✓
NEG (B)	NIEGA ✓
TST	TEST ✓

COBRE (HIT) ROTAR (ROTATE)

ASR (B)	ROTACION ARITMETICA A LA DERECHA
ASL (B)	✓ - ✓ - ✓ 120.
ROR (B)	ROTACION DELEGADA
ROL (B)	✓ 120.
SWAB	SWAP BYTES.

PRECISION MULTIPLE.

ADC (B)	SUMA Y INCREMENTO
SBC (B)	RESTA Y ✓

VEAMOS OTRA INSTRUCCION

INC (R5)+

005225

DESCRIP

USE EL CONTENIDO DE R5
COMO DIRECCION DEL OPERANDO
INCREMENTE EL OPERANDO
SELECCIONADO POR UNO Y
INCREMENTE R5 POR 2

ANTES DE ESP. DE DIRECCION

REGISTRO



DESPUES DE ESP. DE DIRECCION

REG.



INC -(R3)




05243



INC #00 (R4)

002364
000200

LA DIRECCION DEL OPERANDO
SE DETERMINA AL SUMAR #00
AL CONTENIDO DE R4. LA LOC.
ESPECIFICA ES INCREMENTADA!





SIMBOLO	INSTRUCC. CÓDIGO OPER.	DESCRIPCION.
INC @ R5	005215	INC. EN UNO EL CONTENIDO DE LA LOCALIDAD ESPECÍFICA R5
ANR) CEEBACIO DE DIREC.	REGISTRO	DESPUES DE C.P. DE DIREC.
1700 [000100]	25 [001700]	1700 [000101] 25 [001700]

VEAMOS COMO USA EL INDICE CUANDO DIFERIDO.


INC @ 1000 (R2) 005278
001000

EL CONTENIDO DE R2 Y 1000
SE SE SUMARAN, PARA TENER
LA DIRECCION DE LA DIRECCION
DE OPERANDO DE CUAL SE
INCREMENTA EN UNO.



GRUPO DE INSTR. DE OPERANDO DOBLE.

(14)



EN RESUMEN DICHAS INSTRUC. SON. (100% 100%)

GENERALES

MOV (R)
CMP (R)
ADD
SUB

MANEJA FUENTE A DESTINO

COMPARE	✓	no	✓
SUMAR	✓	no	✓
RESTAR	✓	no	✓

LOGICAS

PSIT (R)
BIC (R)
BIS (R)
XOR

PRUEBA BIT
LIMPIA BIT
INICIA BIT
XOR.

0 es +

BRINCA (BRANCH)

BZ
BNZ
BEQ
BPL

BRINCO INCONDICIONAL


BZ si $\neq 0$
BNZ si $= 0$
BEQ si ≥ 0

BZ si ≤ 0

BRANCH IF $= 0 > 0$

BMI	BEIWA	si	SO	
BVC	✓	si	OVERFLOW CLR	
BVS	✓	✓	OV ✓	SET
BCL	✓	✓	CARRY CLR	
BCS	✓	✓	✓	SET

BGE	✓	ii	≥ 0
BGT	✓	✓	6 0
BGT	✓	✓	> 0
BLE	✓	✓	≤ 0



BHI	BRANCH IF HIGHER		
BLOS	✓	✓	LOWER OR SAME
BHIS	✓	✓	HIGHER ✓
BLO	✓	✓	LOWER.

JUMP ; SUB.

JMP	BRINCA
JSE	✓ a SUBROUTINA.
RJT	REGRISA A SUB.

TRAP ; INTERRUPT

EMULTR	EMULADOR TRAP
TRAP	TRAP
BPT	BREAKPOINT TRAP.
ATI	REGRISO DE INTERRUPT.

HALT

VEAMOS UN PAR DE EJEMPLOS y COMO QUEDAN LOS REGISTROS UTILIZANDO INSTRUCCIONES DE OPERANDO OOBCE.



SIMBOLO	INSTR. EN OCTAL	DESCRIPCION
ADD 30(R2), (R1)	066211 000030	30 y el CONTENIDO DE R2 SE SUMAN PARA TENER LA DIRECCION DEL OPERANDO FUENTE, EL CONTENIDO DEL CUAL SON SUMADOS AL OPERANDO DIRECCIONAR POR Z1

ANTES DIREC. DE ESPACIO

REGISTRO

DESPUES DIREC. ESP.



REGISTRO



ADD #10, R0

062700
000010

EL VALOR 10 SE LOCALIZA EN LA 2ª PALABRA DE LA INSTRUCCION y SE SUMA AL CONTENIDO DE R0



17
VEMOS A CONTINUACION VGE ALGUNAS TECNICAS DE PROGRAMACION,
Y POR ULTIMO ALGUNOS PROGRAMAS EN LOS QUE SE
INVOLUCREN "TODOS" LOS CONOCIMIENTOS HASTA AHORA VISTOS.

PROGRAMACION DE POSICION INDEPENDIENTE.

PIC - POSITION INDEPENDENT
CODE.

MUCHOS PROGRAMAS SON ESCRITOS PARA OCUPAR LOC. ESPECIFICAS
EN MEMORIA, ESTOS PROGRAMAS SE LLAMAN DE POSICION
DEPENDIENTE. SIN EMBARGO RESULTA DESEABLE TENER PROGRAMAS
LOS CUALES PUEDAN SER UTILIZADOS POR DIFERENTES
USUARIOS EN DIFERENTES MAQUINAS.

MODOS DE POSICION INDEPENDIENTE.

EXISTEN TRES MODOS DE POSICION INDEPENDIENTE:

1.- BRANCHES - LOS BRINCS SON CONDICIONALES & INCONDICIONALES
SON DE POSICION INDEPENDIENTES, DADO QUE LA DIRECCION DEL BRINCO
SE COMPUTA CON EL P.C.

2.- REFERENCIAS A MEMORIA RELATIVAS. - DE LA FORMA

CLR	X
MOV	X, Y
BR	X

SON DE POSICION INDEPENDIENTE, DADO QUE EL DESPLAZAMIENTO, LAS
ENSAMBLAN CON EL PUNTO DE PARTIDA DEL P.C.

3.- OPERANDOS INMEDIATOS. DE LA FORMA.

SUB #2, AQUI

MODOS ABSOLUTOS. — SIEMPRE QUE UNA LOCALIDAD DE MEMORIA O UN REGISTRO ES USADO COMO APUNTAOR A ALGUN DATO, LA REFERENCIA ES ABSOLUTA.

ej
MOV @#X, Rn
SON MODOS ABSOLUTOS


- ① - @X
 - @#X
 (R)

LOCACION X ES UN APUNTAOR
 LA PALABRA INMEDIATA ES UN APUNTAOR
 EL REGISTRO ES UN APUNTAOR
- @(R) + y @-(R)
 X(R) R ≠ 6 or

EL REGISTRO APUNTA A UN APUNTAOR
 LA BASE X, MODIFICADA POR (R) ES LA DIRECCION DE OPERACION
- @X(R)

LA BASE MODIFICADA POR (R) ES UN APUNTAOR.

QUE NOS FALTA VER.



- UNOS EJEMPLOS.
- MANEJO DE SUBROUTINAS } STACK
 CODIGO REENTRANTE
 RECURSION
 ETC.
- MANEJO DE E/S.
- LAB Y EJEMPLOS.

VEAMOS LOS EJEMPLOS.

STACK - BREVE INTRODUCCION AL STACK.

DE LA FORMA LIFO



EN LA POP SE INICIA EN LA LOC. DE MEMORIA MAS ALTA RESERVADA PARA EL STACK (Y TERMINA EN LA ULTIMA)

VENTAJAS :

- EL MANEJADOR NUNCA NO NECESITA LLEVAR CONTABILIDAD DE LAS LOC. DE MEMORIA EN EL STACK (PARA PETER O SACAR) , ESTO SE HACE CON UN "STACK POINTER" EL CUAL AUTOMATICAMENTE CONTIENE LA DIRECCION EN MEMORIA DEL ULTIMO ELEMENTO EN EL STACK. EL REGISTRO (RG) SE UTILIZA COMO SP - STACK POINTER

PALABRA EN EL STACK. (PALABRAS).

807068
007070
01072
007074
007076
007100
007102

ELEMENTO 4
3
2
1

SP 007072.

PARA METER UN ELEMENTO AL STACK (PUSH)
SE HACE DE LA SIGUIENTE FORMA. (USANDO AUTO
DECREMENTO).

MOV FUENTE, -(SP) ; MUEVE FUENTE AL STACK.

o MOV B FUENTE, -(SP) ; MUEVE BYTE FUENTE AL
STACK.

PARA SACAR UN ELEMENTO DEL STACK SE DECREMENTA
SP, y SE LLAMA POP.

MOV (SP)+, DEST ; MUEVE LA PALABRA DESTINO
; DEL STACK
MOV B (SP)+, DEST.

SUM GROUP

There are four programs in this series. They offer solutions (each using a different addressing mode) to the same problem:

Tables A, B, and C each contain five one word entries. Add corresponding entries from A and B and store the result in the corresponding entry of C. Do this without modifying tables A and B, i.e., $A(I) + B(I) = C(I)$. Note: The programs do not load tables A or B.

```
; PROGRAM SUM1
; THIS VERSION USES AUTOINCREMENT ADDRESSING

      A=1000
      B=2000
      C=3000

START: MOV #A,R0           ;SET UP STARTING ADDRESSES
      MOV #B,R1           ;OF TABLES
      MOV #C,R2

MORE:  MOV (R0)+, (R2)     ;GET ENTRY FROM TABLE A
      ADD (R1)+, (R2)+    ;ADD ENTRY FROM B, STORE IN C
      CMP R2, #C+12
      BEQ DONE            ;FINISHED?
      BR MORE             ;NO, GO BACK

DONE:  HALT                ;YES, STOP

      .END START
```

```

; PROGRAM SUM2
; VARIATION: ON AUTOINCREMENT ADDRESSING

```

```

A=1000
B=2000
C=3000

```

```

START: MOV #5,R3           ; SET UP COUNTER
        MOV #A,R0         ; SET UP STARTING ADDRESSES
        MOV #B,R1         ; OF TABLES
        MOV #C,R2

MORE:   MOV (R0),(R2)      ; GET ENTRY FROM TABLE A
        ADD (R1),(R2)     ; ADD ENTRY FROM B, STORE IN C
        INC R3
        BEQ DONE         ; FINISHED?
        TST (R0)+         ; NO-- INCREMENT REGISTERS
        TST (R1)+
        TST (R2)+
        BR MORE          ; GO BACK
DONE:   HALT              ; YES, STOP

        .END START

```

```

; PROGRAM SUM3
; THIS VERSION IMPLEMENTS INDEXED ADDRESSING

```

```

A=1000
B=1012
C=2000

```

```

START: CLR R0             ; SET UP R0
MORE:   MOV A(R0),C(R0)   ; GET ENTRY FROM TABLE A
        ADD B(R0),C(R0)   ; ADD ENTRY FROM TABLE B
        CMP R0,#B-A-2     ; FOR THIS FORMULA TO WORK, TABLE B
                           ; MUST IMMEDIATELY FOLLOW TABLE A
        BEQ DONE         ; FINISHED?
        TST (R0)+         ; NO, INCREMENT R0 BY 2
        BR MORE          ; THEN GO BACK TO MORE NOT START

DONE:   HALT

        .END START


```

; PROGRAM SUM4
; THIS VERSION USES RELATIVE MODE, INCREMENTING THE
; OFFSET TO ACCESS THE TABLES OF DATA

AA=2000H
B=2001H
C=3000H

```
START:  MOV #-5,R1          ;SET UP COUNTER
AA:     MOV A,C            ;GET ENTRY FROM TABLE A
BB:     ADD B,C            ;ADD ENTRY FROM TABLE B
        INC R1
        BEQ DONE          ;FINISHED?
        ADD #2,AA+2        ;NO, ADD 2 TO THE OFFSETS TO
        ADD #2,AA+4        ;ACCESS NEXT ENTRIES IN TABLES
        ADD #2,BB+2        ;A, B, AND C
        ADD #2,BB+4
        BR AA             ;GO BACK
DONE:   HALT
        .END START
```

BRANCH INSTRUCTIONS



OPERATION

TEST THE CONDITION CODE BIT(S)
 IF CONDITION(S) MET, BRANCH TO EFFECTIVE ADDRESS DEFINED BY OFFSET
 IF CONDITION(S) NOT MET, EXECUTE NEXT SEQUENTIAL INSTRUCTION

OFFSET

SIGNED (TWO'S COMPLEMENT) DISPLACEMENT WITHIN 8 BITS SPECIFYING
 THE NUMBER OF WORDS FROM THE UPDATED PC TO THE EFFECTIVE ADDRESS

CALCULATION

THE PC IS EXPRESSING A BYTE ADDRESS, BUT THE OFFSET IS EXPRESSED IN WORDS
 THEREFORE, BEFORE BEING ADDED TO THE PC TO DETERMINE THE EFFECTIVE
 ADDRESS, THE OFFSET MUST ALSO BE EXPRESSED IN BYTES.

THE HARDWARE ACCOMPLISHES THIS BY SHIFTING THE OFFSET ONCE TO THE LEFT
 (MULTIPLY BY 2) AND SIGN EXTENDING (BIT 7 TO BITS 8-15) TO FORM A
 16 BIT NUMBER.

<u>RANGE</u> (WORDS)	<u>OFFSET</u> (LOW 8 BITS)
-200	000
⋮	⋮
-5	373
-4	374
-3	375
-2	376
-1	377
0	000
+1	001
+2	002
+3	003
+4	004
+5	005
⋮	⋮
+177	177

$$\text{EFFECTIVE ADDRESS} = (\text{OFFSET} * 2) + (. + 2)$$

$$\text{OFFSET} = \frac{\text{EFFECTIVE ADDRESS} - (. + 2)}{2}$$

NOTE: .+2 IS THE UPDATED PC

UNCONDITIONAL BRANCH

BRANCH
EFFADR → PC

BR EFFADR 002400+xxx
TRANSFER CONTROL TO EFFADR UNCONDITIONALLY

CONDITIONAL BRANCHES

S
I
M
P
L
E

U
N
S
I
G
N
E
D

S
I
G
N
E
D

BRANCH IF MINUS
IF N=1, EFFADR → PC

BMI EFFADR 102400+xxx
TRANSFER CONTROL TO EFFADR IF N BIT IS SET

BRANCH IF PLUS
IF N=0, EFFADR → PC

BPL EFFADR 102200+xxx
TRANSFER CONTROL TO EFFADR IF N BIT IS CLEAR

BRANCH IF EQUAL ZERO
IF Z=1, EFFADR → PC

BEQ EFFADR 001400+xxx
TRANSFER CONTROL TO EFFADR IF Z BIT IS SET

BRANCH IF NOT EQUAL ZERO
IF Z=0, EFFADR → PC

BNE EFFADR 001000+xxx
TRANSFER CONTROL TO EFFADR IF Z BIT IS CLEAR

BRANCH IF OVERFLOW SET
IF V=1, EFFADR → PC

BVS EFFADR 102400+xxx
TRANSFER CONTROL TO EFFADR IF V BIT IS SET

BRANCH IF OVERFLOW CLEAR
IF V=0, EFFADR → PC

BVC EFFADR 102000+xxx
TRANSFER CONTROL TO EFFADR IF V BIT IS CLEAR

BRANCH IF CARRY SET
IF C=1, EFFADR → PC

BCS EFFADR 103400+xxx
TRANSFER CONTROL TO EFFADR IF C BIT IS SET

BRANCH IF CARRY CLEAR
IF C=0, EFFADR → PC

BCC EFFADR 103000+xxx
TRANSFER CONTROL TO EFFADR IF C BIT IS CLEAR

BRANCH IF LOWER
IF C=1, EFFADR → PC

BLO EFFADR 103400+xxx
TRANSFER CONTROL TO EFFADR IF C BIT IS SET

BRANCH IF HIGHER OR SAME
IF C=0, EFFADR → PC

BHS EFFADR 103000+xxx
TRANSFER CONTROL TO EFFADR IF C BIT IS CLEAR

BRANCH IF LOWER OR SAME
IF C₇=1, EFFADR → PC

BLOS EFFADR 101400+xxx
TRANSFER CONTROL TO EFFADR IF THE RESULT OF C BIT XORed WITH Z BIT EQUALS ONE

BRANCH IF HIGHER
IF C₇=0, EFFADR → PC

BHI EFFADR 101000+xxx
TRANSFER CONTROL TO EFFADR IF THE RESULT OF C BIT XORed WITH Z BIT EQUALS ZERO

BRANCH IF LESS THAN ZERO
IF N₇V=1, EFFADR → PC

BLT EFFADR 002400+xxx
TRANSFER CONTROL TO EFFADR IF THE RESULT OF N BIT XORed WITH V BIT EQUALS ONE

BRANCH IF GREATER OR EQUAL ZERO
IF N₇V=0, EFFADR → PC

BGE EFFADR 002000+xxx
TRANSFER CONTROL TO EFFADR IF THE RESULT OF N BIT XORed WITH V BIT EQUALS ZERO

BRANCH IF LESS OR EQUAL ZERO
IF Z₇ (N XOR V)=1, EFFADR → PC

BLE EFFADR 003400+xxx
TRANSFER CONTROL TO EFFADR IF THE RESULT OF Z BIT XORed WITH (N XORed WITH V) EQUALS ONE

BRANCH IF GREATER THAN ZERO
IF Z₇ (N XOR V)=0, EFFADR → PC

BGT EFFADR 003000+xxx
TRANSFER CONTROL TO EFFADR IF THE RESULT OF Z BIT XORed WITH (N XORed WITH V) EQUALS ZERO

LOOPING TECHNIQUES

PROGRAM SEGMENTS BELOW USED TO CLEAR A 50. WORD TABLE

1. AUTOINCREMENT (POINTER ADDRESS IN GPR)

```
      MOV #TBL,R0
LOOP: CLR (R0)+
      CMP R0,#TBL+100.
      BNE LOOP
```

2. AUTODECREMENT (POINTER AND LIMIT VALUES IN GPR)

```
      MOV #TBL,R0
      MOV #TBL+100.,R1
LOOP: CLR -(R1)
      CMP R1,R0
      BNE LOOP
```

3. COUNTER (DECREMENTING A GPR CONTAINING COUNT)

```
      MOV #TBL,R0
      MOV #50.,R1
LOOP: CLR (R0)+
      DEC R1
      BNE LOOP
```

4. INDEX REGISTER MODIFICATION (INDEXED MODE; MODIFYING INDEX VALUE)

```
      CLR R0
LOOP: CLR TBL(R0)
      ADD #2,R0
      CMP R0,#100.
      BNE LOOP
```

5. FASTER INDEX REGISTER MODIFICATION (STORING VALUES IN GPR)

```
      MOV #2,R1
      MOV #100.,R2
      CLR R0
LOOP: CLR TBL(R0)
      ADD R1,R0
      CMP R0,R2
      BNE LOOP
```

6. ADDRESS MODIFICATION (INDEXED MODE; MODIFYING BASE ADDRESS)

```
      MOV #TBL,R0
LOOP: CLR 0(R0)
      ADD #2,LOOP+2
      CMP LOOP+2,#100.
      BNE LOOP
```

LIGHT GROUP

There are four programs in this series. They each cause different patterns of lights to be moved through the console data lights (not so on the 11/85). Each is based upon the fact that R0 is displayed when a RESET instruction is executed. The number of consecutive RESETs needed for the eye to pick up the pattern depends upon the speed of the machine (2-3 is comfortable for the 11/28).

Program LIGHT1

1. This program moves a series of four lights through the data lights from right to left.
2. At some points, only three lights will show due to the use of the C bit in the ROL instruction. (Note the use of the MOV SWR,R3 instruction instead of TST SWR.)

```
; PROGRAM MOVES SET OF 4 LIGHTS THROUGH THE DATA  
; LIGHTS. MAKES USE OF THE RESET INSTRUCTION WHICH  
; CAUSES THE CONTENTS OF R0 TO BE DISPLAYED IN THE  
; DATA LIGHTS (NOT SO ON THE 11/85).
```

```
SWR=177578
```

```
START:  MOV #17,R0           ; INITIALIZE R0  
MOVE:   ROL R0              ; ROTATE VALUE IN R0  
        RESET              ; TWO RESETS OK FOR 11/28  
        RESET              ; MORE NEEDED FOR 11/48 AND 11/45  
        MOV SWR,R3         ; WANT TO CONTINUE?  
                           ; CHECK THE SWR  
                           ; USE MOV INSTRUCTION BECAUSE  
                           ; IT SETS Z BIT WHEREAS TST  
                           ; SETS THE Z BIT BUT CLEARS  
                           ; THE C BIT--VALUE IN R0 WOULD  
                           ; DISAPPEAR  
        BEQ MOVE           ; CONTINUE IF ZERO  
        HALT              ; HALT IF NON-ZERO  
  
        .END START
```


Program LIGHT 2

1. This program moves one light (starting with bit 0) from right to left up through bit 15 or to just below a single bit set in the SR and then back again to bit 0. The procedure continues (one can change the upper limit on movement simply by changing the single console switch set) back and forth until...
2. Program halts when a one is placed in the SR.

```

R0=#0
R1=#1
PC=#7
SR=177570

.=20000

START:  MOV #1,R0          ;START WITH R0=1
        MOV #1,R1          ;WHEN SR=1, HALT

LP1:    CMP SR,R1
        BEQ FIN
        RESET
        RESET
        RESET
        RESET
        ROL R0              ;ROTATE R0 TO LEFT
        CMP R0,SR          ;DOES R0 EQUAL LIMIT SET BY SR
        BEQ LP2            ;YES--START RIGHT ROTATES
        BR LP1             ;NO--CHECK FOR HALT OR DISPLAY

LP2:    ROR R0              ;ROTATE R0 TO RIGHT
        RESET              ;DISPLAY R0
        RESET
        RESET
        RESET
        CMP R0,R1          ;HAS R0 ROTATED BACK TO = 1?
        BEQ LP1            ;YES--START MOVEMENT TO LEFT
                               ;AGAIN
        BR LP2             ;NO--CONTINUE RIGHT ROTATES

FIN:    HALT

.END START

```

Program LIGHT3

1. This program starts with the two middle lights lit (bits 7 and 8) and then moves these lights out in opposite directions to the extreme lights (bits 15 and 0) and then back again to the center, so on and so forth until...
2. A non-zero value is placed in the console switches.

```

; PROGRAM MOVES CONSOLE LIGHTS FROM CENTER
; OUT TO ENDS, BACK TO CENTER, OUT AGAIN, ETC.

R0=10
R1=11
R2=12
SWR=177570
.=2000

START: MOV #200,R1      ; PLACE LIGHTS
       MOV #400,R2      ; IN CENTER

MOV2R0: MOV R1,R0      ; R0 BUILT FROM R1 AND R2
       ADD R2,R0      ; COULD USE XOR AND MOV INSTEAD

DISPLY: RESET          ; DISPLAY
       RESET
       RESET
       RESET
       TST SWR
       BEQ LIMIT      ; IF NON-ZERO IN SWITCHES, HALT
       HALT

LIMIT: TST R2          ; HAS R2 BEEN ROTATED ALL THE WAY LEFT?
       BMI AGAIN

ROTATE: ROR R1          ; NO, ROTATE R1 RIGHT AND R2 LEFT
       ROL R2
       BR MOV2R0

AGAIN:  MOV #1,R2      ; SET UP OUTSIDE CONDITIONS
       MOV #1000000,R1 ; DISPLAY AND ROTATE
       JMP MOV2R0

.END START

```

PROGRAMMING EXAMPLES

- I. PROGRAM TO COUNT NEGATIVE NUMBERS IN A TABLE
; 20. SIGNED WORDS
; BEGINNING AT LOC VALUES
; COUNT HOW MANY ARE NEGATIVE IN R0

```
START:   ;SET UP STACK
        MOV #VALUES,R1      ;SET UP POINTER
        MOV #VALUES+40.,R2  ;SET UP COUNTER
        CLR R0

CHECK:   TST (R1)+           ;TEST NUMBER
        BPL NEXT           ;POSITIVE?
        INC R0              ;NO, INCREMENT COUNTER

NEXT:    CMP R1,R2          ;YES, FINISHED?
        BNE CHECK          ;NO, GO BACK
        HALT               ;YES, STOP

VALUES:  0
        .END START
```

- II. PROGRAM TO COUNT ABOVE AVERAGE QUIZ SCORES
; LIST OF 16. QUIZ SCORES
; BEGINNING AT LOC SCORES
; KNOWN AVERAGE IN LOC AVRAGE
; COUNT IN R0 SCORES ABOVE AVERAGE

```
START:   ;SET UP STACK
        MOV #16.,R1         ;SET UP COUNTER
        MOV #SCORES,R2     ;SET UP POINTER
        MOV #AVRAGE,R3
        CLR R0

CHECK:   CMP (R2)+,(R3)     ;COMPARE SCORE AND AVRAGE
        BLE NO              ;LESS THAN OR EQUAL TO AVRAGE?
        INC R0              ;NO, COUNT

NO:      DEC R1              ;YES, DECREMENT COUNTER
        BNE CHECK          ;FINISHED? NO, CHECK
        HALT               ;YES, STOP

AVRAGE:  65.

SCORES:  25.,70.,100.,60.,65.,80.,80.,40.
        55.,75.,100.,65.,90.,70.,65.,70.

        .END START
```

Summary of Argument Handling

1. Autoincrement MOV (R5)+,R β

To access sequential arguments as operands.

JSR R5,SUB

1 $\beta\beta$.

1 $\beta\beta\beta$

6 $\beta\beta\beta$

2. Autoincrement Deferred MOV @ (R5)+,R β

To access sequential arguments as effective addresses.

JSR R5,SUB

FLD1

FLD2

3. Indexed MOV 4(R5),R β

To access arguments randomly as operands.

JSR R5,SUB

1 $\beta\beta$.

2 $\beta\beta$.

675.

345.

4. Indexed Deferred MOV @4(R5),R β

To access arguments randomly as effective addresses.

JSR R5,SUB

FLDA

FLDB

FLDC

FLDD

```

; SUBROUTINE EXAMPLE
; INPUT TEN VALUES, SORT, AND
; OUTPUT THEM IN SMALLEST TO LARGEST ORDER

```

```

TKS=177560
TKB=TKS+2
TPS=TKB+2
TPB=TPS+2

```

```

.=3000

```

```

INITSP: JSR PC,CRLF ; INITIALIZE STACK POINTER
        JSR R5, OUTPUT ; GO TO CRLF SUBROUTINE
        LINE1 ; GO TO OUTPUT SUBROUTINE
        ; SA OF LINE 1 BUFFER
        69. ; NUMBER OF OUTPUTS
        JSR PC,CRLF ; GO TO CRLF SUBROUTINE
        JSR R5,OUTPUT ; GO TO OUTPUT SUBROUTINE
        LINE2 ; SA OF LINE 2 BUFFER
        26. ; NUMBER OF OUTPUTS
        JSR PC,CRLF ; GO TO CRLF SUBROUTINE
        JSR PC,INPUT ; GO TO INPUT SUBROUTINE
        JSR PC, SORT ; GO TO SORT SUBROUTINE
        JSR PC,CRLF ; GO TO CRLF SUBROUTINE
        JSR R5,OUTPUT ; GO TO OUTPUT SUBROUTINE
        BUFFER ; INPUT BUFFER AREA
        10. ; NUMBER OF OUTPUTS
        JSR PC,CRLF
        HALT ; THE END!!!!

; SUBROUTINE TO OUTPUT A CR & LF
CRLF: TSTB @#TPS ; TEST TIO READY STATUS
      BPL CRLF
      MOVB #15,@#TPB ; OUTPUT CARRIAGE RETURN
LNFD: TSTB @#TPS ; TEST TIO READY STATUS
      BPL LNFD
      MOVB #12,@#TPB ; OUTPUT LINE FEED
      RTS PC ; EXIT

; SUBROUTINE TO OUTPUT A VARIABLE LENGTH MESSAGE
OUTPUT: MOV (R5)+,R0 ; PICK UP SA OF DATA BLOCK
        MOV (R5)+,R1 ; PICK UP NUMBER OF OUTPUTS
        NEG R1 ; NEGATE IT
AGAIN: TSTB @#TPS ; TEST TIO READY STATUS
       BPL AGAIN
       MOVB (R0)+,@#TPB ; OUTPUT CHARACTER
       INC R1 ; BUMP COUNTER
       BNE AGAIN
       RTS R5

```

```

; SUBROUTINE TO INPUT TEN VALUES
INPUT: MOV #BUFFER,R0 ; SET UP SA OF STORAGE BUFFER
MOV #-10.,R1 ; SET UP COUNTER
IN: TSTB @TKS ; TEST KYBD READY STATUS
BPL IN
OUT: TSTB @TTPS ; TEST TTO READY STATUS
BPL OUT
MOV @TKB,@TPB ; ECHO CHARACTER
MOV @TKB,(R0)+ ; STORE CHARACTER
INC R1 ; INC COUNTER
BNE IN
RTS PC ; EXIT

; SUBROUTINE TO SORT TEN VALUES
SORT: MOV #-10.,R4
NEXT: MOV COUNT,R3
MOV #BUFFER+9.,R0
ADD R3,R0
MOV (R0)+,R1
LOOP: CMPB (R0)+,R1
BGE GT
LT: MOVB -(R0),R2
MOVB R1,(R0)+
MOV R2,R1
GT: INC R3
BNE LOOP
INSERT: MOVB R1,BUFFER+10.(R4)
INC R4
INC COUNT
BNE NEXT
MOV #-9.,COUNT ; RESTORE LOCATION COUNT
RTS PC ; EXIT

COUNT: .WORD -9.
LINE1: .ASCII /INPUT ANY TEN SINGLE DIGIT VALUES (0-9); I'LL/
.ASCII /SORT AND OUTPUT THEM IN/
LINE2: .ASCII /SMALLEST TO LARGEST ORDER./
BUFFER: .,+10.

.END INITSP ; FINISHED!!!

```



centro de educación continua
división de estudios superiores
facultad de ingeniería, unam



INTRODUCCION A LAS MINICOMPUTADORES

ELEMENTOS DE UNA MINICOMPUTADORA

JULIO, 1979.

7-6 RANDOM-ACCESS MEMORIES

~~A random access memory (RAM) is a memory in which any location can be accessed in a constant time. It is equivalent to a group of addressable buffers. A buffer along with an address input will receive data from a data bus and store it until a read word into the addressed register.~~

General Ideas

~~RAMs have been built with magnetic core, bipolar transistors, MOSFETs, etc. The core RAM, the mainstay of mainframe computers, has the advantage of being nonvolatile; this means data is retained in the core registers even though the power is turned off. The bipolar and MOS RAMs, on the other hand, are volatile; that is, when the power is turned off, the stored data is lost.~~

~~Semiconductor RAMs may be either static or dynamic. The static RAM uses bipolar or MOS flip-flops; data is retained indefinitely as long as power is applied to the flip-flops. On the other hand, dynamic RAM contains capacitors and MOSFETs that store the data; because capacitors leak, the stored data must be refreshed every few milliseconds and by a separate clock.~~

The memory elements in static and dynamic RAMs may contain one, two, three, or four transistors. We do not have the time to go into the circuit design of static and dynamic RAMs. For the remainder of this book, our discussion is limited to basic ideas behind the static RAM.¹

Three-State RAM

Figure 7-12 is the symbol for a three-state static RAM. The binary word ADDRESS selects the particular RAM register to be read or written into.

~~The control signals ME and WE (memory enable and write enable) select a hold, read, or write operation, summarized in Table 7-3. Briefly, here's what happens. A low ME disables the RAM, equivalent to a hold or a holding operation; at this time, WE is don't care. A high ME and low WE produce a read operation; in this case, the address word appears at the RAM output. Finally, a high ME and high WE give a write operation; this means D_{in} is stored in the addressed register.~~

¹If interested in core RAMs, dynamic RAMs, and other memory types, see A. P. Malvino and D. P. Leach, *Digital Principles and Applications*, McGraw-Hill Book Company, New York, 1975, Chap. 12.




Fig. 7-12. Symbol for three-state static RAM.

As shown in Table 7-3, the output lines are floating during a hold or write operation but connected during a read operation. Memorize Table 7-3 for later use.

TABLE 7-3. RAM ACTION

ME	WE	Operation	Output
0	X	Hold	Floating
1	0	Read	Connected
1	1	Write	Floating

~~A static RAM is asynchronous, meaning unclocked. It is normally during a read or write operation, data is transferred without a clock signal.~~

~~During a write operation, the address and data inputs of Fig. 7-12 should be applied to the RAM pins high in all cases for a short time. Also, the address word is input to the RAM, and the data word is input to the RAM. Data is not usually specified, the setup, and hold times of RAMs.~~

EXAMPLE 7-7

~~What are the following setup and hold times, assuming~~

Setup time for ME	5 ns	(setup)
Hold time for WE	10 ns	(setup)
Setup time for WE	10 ns	(hold)
Hold time for WE	10 ns	(hold)

SOLUTION.

The address-to-WE setup time is 5 ns. This means the address must be applied at least 5 ns before WE goes high; otherwise, the manufacturer does not guarantee that the correct register is written into.

The data-to-WE setup time is 5 ns. Therefore, the data has to be applied at least 5 ns before the WE goes high. Unless this condition is satisfied, we cannot be sure the data will be correctly entered.

The address-from-WE hold time is 10 ns. This means the address must be held at least 10 ns after WE goes low.

The data-from-WE hold time is also 10 ns. So for a valid write operation, the data must be held at least 10 ns after WE goes low.

EXAMPLE 7-8.

How does the RAM of Fig. 7-13 differ from the one of Fig. 7-12?

SOLUTION.

It's still a static RAM, but the control inputs are inverted. Those bubbles at the WE and ME inputs mean complementary operation. In other words, the WE and ME entries of Table 7-3 are inverted: 1X gives a hold, 01 produces a read, and 00 gives a write.

7-4. THE MEMORY DATA REGISTER

~~In general, data has to be setup before WE goes high and held after WE goes low. This suggests the memory data register (MDR), a register that temporarily stores the data to be written into the memory. In other~~




Fig. 7-13. The RAM with inverted control inputs.

words, to satisfy the RAM setup time, the MDR is loaded before a write operation; to satisfy hold time, the MDR retains its contents after a write operation.

The SAP-2 computer uses a 256×12 RAM (see Fig. 7-14). The MAR again supplies the address word, but this time it contains 8 bits rather than 4. This means the binary addresses are from

$$\text{ADDRESS} = 0000\ 0000$$

to

$$\text{ADDRESS} = 1111\ 1111$$

The equivalent decimal addresses therefore are 0 to 255.

The 256×12 RAM can store 256 words of 12 bits each. These words are loaded into $R_0, R_1, R_2, \dots, R_{255}$. Noninverted WE and ME signals control the operation of the RAM; a low ME creates the hold condition with a floating output, a high ME and low WE result in a read onto the W bus, a high ME and high WE produce a write operation with a floating output.




Fig. 7-14. MAR, RAM, and MDR connected to W bus.

The memory data register of Fig. 7-14 is a 12-bit buffer register. Its two-state output goes to the RAM data inputs. Therefore, the MDR supplies the word to be stored in the RAM. As indicated, the MDR has a *LOAD* (L_D) input. A low L_D prevents the bus word from entering the MDR; a high L_D and positive clock edge load the bus word into the MDR.

Incidentally, the memory data register (MDR) is also known as the memory buffer register (MBR). In this book, we prefer using MDR because it pinpoints the function of the register; the D in MDR stands for "data"; this is more concrete than using B, which stands for "buffer."

EXAMPLE 7-9

Figure 7-15 shows part of a computer. A three-state program counter delivers an 8-bit address to the W bus when E_P is high. As usual, a high C_P and positive clock edge increment the PC.

An *input register* (I) receives instruction and data words from the outside world. At the moment, the input word is I_0 . This word comes from a *peripheral device* such as a punched-card reader, a magnetic-tape reader, a teletypewriter, etc.

Initially, a *CLR* pulse resets the program counter to 0s. If the input word is

$$I_0 = 1100\ 0001\ 1001$$

what will happen if a positive clock edge occurs once during each of the following control words?

$$\begin{aligned} C_P E_P L_M W_E M_E L_D L_I E_I &= 0110\ 0000 \\ C_P E_P L_M W_E M_E L_D L_I E_I &= 0000\ 0010 \\ C_P E_P L_M W_E M_E L_D L_I E_I &= 0000\ 0101 \\ C_P E_P L_M W_E M_E L_D L_I E_I &= 0001\ 1000 \\ C_P E_P L_M W_E M_E L_D L_I E_I &= 1000\ 0000 \end{aligned}$$

SOLUTION

In the first control word, E_P and L_M are high. Therefore, the contents of the program counter set up the MAR via the W bus. After the positive clock edge strikes,

$$\text{MAR} = \text{PC}$$

Since the PC was initially cleared,

$$\text{MAR} = 0000\ 0000$$




Fig. 7-15. Part of the SAP-2 computer.

In the second control word, L_I is high. When the next positive clock edge hits, the instruction or data word from the peripheral device is loaded into the input register to get

$$I = 1100\ 0001\ 1001$$

L_D and E_I are high in the third control word. This means the contents of the input register set up the memory data register via the W bus. The next positive clock edge therefore loads the MDR with the input word to get

$$\text{MDR} = 1100\ 0001\ 1001$$

In the fourth control word, WE and ME are high. This produces a write operation. Since the MAR is addressing the R_0 register,

$$\text{MAR} = 1100\ 0001\ 1001$$

Computer architecture is dependent on the application. If a computer is to be *timeshared* (used by many people at the same time), it will be large, powerful, and expensive. On the other hand, a computer *dedicated* to only one program is usually small, limited, and inexpensive (like a microcomputer).

The SAP (simple as possible) computer has been designed for you, the beginner. The main purpose of SAP is to show you all the crucial ideas behind computer operation without burying you in unnecessary detail. But even a simple computer like SAP covers many advanced concepts. Rather than bombard you with too much all at once, we will examine three different generations of the SAP computer.

SAP-1 is the first phase in the evolution toward modern computers. Although primitive, SAP-1 is a big step for a beginner. Really dig into this chapter; master SAP-1, its architecture, its programming, and its internal circuit operation. Then you will be ready for SAP-2.

8-1. ARCHITECTURE

Figure 8-1 shows the *architecture* (structure) of SAP-1. All register outputs to the W bus are three-state; this allows orderly communication and data transfer. All register outputs not connected to the W bus are two-state; these outputs continuously drive the boxes they are connected to.

Most of the registers of Fig. 8-1 were discussed earlier. What follows is a brief description of each box; detailed explanations come later.

Program Counter

The program counter (PC) counts from 0000 to 1111, equivalent to hexadecimal 0 through F. The PC is reset to 0000 before each computer run. After an instruction has been fetched, the PC is incremented by one. Therefore, at the beginning of each fetch cycle, the PC holds the address of the current instruction.

Memory Address Register

The memory address register (MAR) receives binary addresses from the program counter. Because the PC counts from 0000 upward, the MAR selects the ROM words stored at hexadecimal addresses 0 upward. Note that the output of the MAR is two-state.



SAP-1




Fig. 8-1. SAP-1 architecture.

Read-only Memory

The 16 x 8 PROM is switch programmable; therefore, by closing and opening switches, you can store any 16 words of 8 bits each. These words, located at addresses 0 through F, are symbolized by $R_0, R_1, R_2, \dots, R_F$. When E_R is high, the addressed word is read onto the W bus.

Instruction Register

Examples 7-5 and 7-6 showed you how ROM instructions are read onto the W bus. Each ROM instruction is then loaded into the *instruction register* (IR) by applying a high L_I and positive clock edge.

The contents of the instruction register are split into two smaller words. The four MSBs (most significant bits) are a two-state output that goes directly to the control unit. The four LSBs, on the other hand, are a three-state output that is read onto the W bus when E_I is high.

Control Unit

The *control unit* (CON) makes a computer what it is: an automatic data-processing machine. Before each computer run, CON sends a CLR signal to the instruction register and program counter. This wipes out the last instruction in the IR and resets the PC to 0000.

CON also sends a clock signal to all registers; this synchronizes the operation of the computer, ensuring well-defined internal states. In other words, all register transfers and changes occur on the positive edge of a common clock signal.

The bits from the bottom of CON form a 12-bit control word:

$$\text{CON} = C_P E_P L_M E_R L_I E_I L_A E_A S_U E_U L_B L_O$$

This word determines how the registers will react to the next positive clock edge. For instance, a high C_P means the program counter will be incremented, a high E_P and L_M mean the contents of the PC are loaded into the MAR, etc.

CON is like the conductor of a symphony. It synchronizes and orchestrates all the different pieces in the SAP-1 computer. By generating different routines (similar to Examples 7-5 and 7-9), CON makes the other circuits fetch an instruction, load the accumulator with a number, add two numbers, etc.

Accumulator

Chapter 6 introduced the accumulator (A), a group of flip-flops that store intermediate answers during a computer run. In Fig. 8-1, the accumulator has two outputs. The two-state output goes directly to the arithmetic-logic unit. The three-state output connects to the W bus. Therefore, the 8-bit accumulator word continuously drives the ALU; the same word appears on the W bus when E_A is high.

Arithmetic-Logic Unit

The arithmetic-logic unit (ALU) contains a 2's complement adder/subtractor (review Secs. 4-7 through 4-9 if necessary). When the subtract (S_U) input is low, the ALU forms the algebraic sum; therefore, its contents are

$$\text{ALU} = A + B$$

When S_U is high, the algebraic difference appears:

$$\text{ALU} = A + B'$$

(Recall the 2's complement is equivalent to decimal sign change.)

The ALU is an *asynchronous* (unlocked) circuit; this means its contents can change as soon as the input words change. When E_U is high, these contents appear on the W bus.

B Register

A high L_B and positive clock edge load the word on the W bus into the B register. The two-state output of the B register drives the ALU, supplying the number to be added or subtracted from the contents of the accumulator.

Output Register

At the end of a computer run, the accumulator contains the answer to the problem being solved. At this point, we need to transfer the answer to the outside world. This is where the *output register* (O) is used. When E_A and L_O are high, the next positive clock edge loads the accumulator word into the output register.

Typical computers have several output registers, which are connected to *interface circuits* that drive peripheral devices. In this way, processed data can drive printers, cathode-ray tubes, teletypewriters, etc. (An interface circuit tailors the data for each device.)

Binary Display

The binary display (D) is a horizontal row of eight light-emitting diodes (LEDs). Because each LED connects to one flip-flop of the output regis-

Therefore, after we've transferred an answer from the accumulator to the output register, we can see the answer in binary form.

B-2. INSTRUCTION SET

A computer is a useless pile of hardware until someone programs it. This means loading step-by-step instructions into the memory before the start of a computer run. But before you can program a computer, you must learn its instruction set, the basic operations it can perform. The SAP-1 instruction set follows.

LDA

LDA stands for "load the accumulator." A complete LDA instruction includes a ROM word. LDA R_n , for example, means "load the accumulator with R_n ." Therefore, given

$$R_n = 1111\ 0000$$

the execution of LDA R_n results in

$$A = 1111\ 0000$$

Similarly, LDA R_A means "load the accumulator with R_A ," LDA R_F means "load the accumulator with R_F ," and so on.

ADD

ADD is another SAP-1 instruction. A complete ADD instruction includes a ROM word. For instance, ADD R_n means "add R_n to the accumulator contents"; the sum in the ALU replaces the original contents of the accumulator.

Here's a numerical example. Suppose decimal 2 is in the accumulator and decimal 3 is in the R_n register. Then,

$$A = 0000\ 0010$$

$$R_n = 0000\ 0011$$

During the execution of ADD R_n , the following things happen. First, R_n is loaded into the B register to get

$$B = 0000\ 0011$$

and almost instantly the ALU forms the sum of A and B:

$$ALU = 0000\ 0101$$

Second, the ALU contents are loaded into the accumulator to get

$$A = 0000\ 0101$$

As you see, the accumulator winds up with the sum.

The foregoing routine is used for all ADD instructions; the addressed ROM word goes to the B register and the ALU output to the accumulator. This is why the execution of LDA R_n adds R_n to the accumulator contents, the execution of LDA R_F adds R_F to the accumulator contents, and so on.

SUB

SUB is another SAP-1 instruction, and it too is incomplete without a ROM word. For example, SUB R_C means "subtract R_C from the contents of the accumulator"; the difference formed in the ALU replaces the original contents of the accumulator.

For a concrete example, assume decimal 7 is in the accumulator and decimal 3 is in the ROM R_C register. Then,

$$A = 0000\ 0111$$

$$R_C = 0000\ 0011$$

The execution of SUB R_C takes place as follows. First, R_C is loaded into the B register to get

$$B = 0000\ 0011$$

and almost instantly the ALU forms the difference of A and B:

$$ALU = 0000\ 0100$$

Second, the ALU contents are loaded into the accumulator to get

$$A = 0000\ 0100$$

So, the accumulator ends up with the difference.

The foregoing routine applies to all SUB instructions; the ad

dressed ROM word goes to the B register and the ALU output to the accumulator. This is why the execution of $SUB R_C$ subtracts R_C from the contents of the accumulator, the execution of $SUB R_E$ subtracts R_E from the accumulator, and so on.

OUT

The instruction OUT tells the SAP-1 computer to transfer the accumulator contents to the output register. After OUT has been executed, you can see the answer to the problem being solved.

OUT is complete by itself; that is, you do not have to include a ROM word when using OUT because the instruction does not involve the memory.

HLT

HLT stands for halt. This instruction tells the computer to stop processing data. HLT marks the end of a program, similar to the way a period marks the end of a sentence. You must use a HLT instruction at the end of every SAP-1 program; otherwise, you get *computer trash* (meaningless answers caused by runaway processing).

HLT is complete by itself; that is, you don't have to include a ROM word when using HLT because this instruction does not involve the memory.

Memory-Reference Instructions

LDA, ADD, and SUB are called *memory-reference instructions* (MRIs); you must include a ROM word when using these instructions. OUT and HLT, on the other hand, are not MRIs because they do not involve the memory.

Mnemonics

LDA, ADD, SUB, OUT, and HLT are the instruction set for SAP-1. Abbreviated instructions like these are called *mnemonics* (memory aids). Mnemonics are popular in computer work because typical computers have hundreds of instructions in their instruction sets. Table 8-1 summarizes the SAP-1 instruction set.

TABLE 8-1. INSTRUCTION SET

Mnemonic	Operation
LDA	Load accumulator with ROM word
ADD	Add ROM word to accumulator
SUB	Subtract ROM word from accumulator
OUT	Load output register with accumulator word
HLT	Halt

EXAMPLE 8-1.

Here's a SAP-1 program:

```
LDA R0
ADD RA
ADD RB
ADD RC
SUB RD
OUT
HLT
```

What does each instruction do?

SOLUTION.

The first instruction loads the accumulator with R_0 :

$$A = R_0$$

The second instruction adds R_A to the accumulator contents:

$$A = R_0 + R_A$$

Similarly, the next two instructions add R_B and R_C :

$$A = R_0 + R_A + R_B + R_C$$

The SUB instruction subtracts R_D from the accumulator contents:

$$A = R_0 + R_A + R_B + R_C - R_D$$

The OUT instruction loads this accumulator word into the output register; therefore, the binary display shows

$$D = A$$

The HLT instruction stops the data processing.

8-3. PROGRAMMING

The X's of Fig. 8-2 are switches on the operator panel of SAP-1. These switches program the contents of the memory. A closed switch loads a binary 1; an open switch, a binary 0. Since there are 16 ROM registers, we can store 16 words at addresses 0 through F.

To program instruction and data words into the memory of SAP-1, use the *operation code* (op-code) of Table 8-2. The op-code bits go into the four MSB positions and the address bits into the four LSB positions.

TABLE 8-2. OPERATION CODE

Mnemonic	Op-Code
LDA	0000
ADD	0001
SUB	0010
OUT	1110
HLT	1111

Here's how to program LDA R_7 into the R_0 register. The op-code for LDA is 0000, and the binary address for R_7 is 1111. Therefore, you must program the switches in the R_0 register like this:

op-op-op-op cl-cl-cl-cl

Since op (open) loads a binary 0 and cl (closed) loads a binary 1, the R_0 register has been programmed with the word

$$R_0 = 0000 \ 1111 \quad (\text{LDA } R_7)$$

R_0	XXXX XXXX
R_1	XXXX XXXX
R_2	XXXX XXXX
.	.
.	.
R_D	XXXX XXXX
R_E	XXXX XXXX
R_F	XXXX XXXX

Fig. 8-2 Programming switches for 16×8 ROM.

How would you program ADD R_1 in the R_1 register and SUB R_D in the R_2 register? Again, put the op-code bits in the MSB positions and the address bits in the LSB positions. After the switches are programmed, the stored words are

$$\begin{aligned} R_1 &= 0001 \ 1110 && (\text{ADD } R_1) \\ R_2 &= 0010 \ 1101 && (\text{SUB } R_D) \end{aligned}$$

The OUT and HLT instructions don't use address bits; therefore, we can disregard the switches in the LSB positions. For example, to store OUT in the R_3 register and HLT in the R_4 register, set the switches to get

$$\begin{aligned} R_3 &= 1110 \ \text{XXXX} \\ R_4 &= 1111 \ \text{XXXX} \end{aligned}$$

Because the address bits are not used, the LSB switches can be open or closed.

EXAMPLE 8-2.

Machine language is the binary words a particular computer responds to. Translate the program of Example 8-1 into SAP-1 machine language and store the coded instructions at hexadecimal addresses 0 upward.

SOLUTION.


All we have to do is replace the mnemonics by op-code bits and the ROM words by address bits. For instance, LDA R_1 translates into 0000 1001. After translating the entire program of Example 8-1 and loading it into the ROM, we have

$$\begin{aligned} R_0 &= 0000 \ 1001 && (\text{LDA } R_1) \\ R_1 &= 0001 \ 1010 && (\text{ADD } R_A) \\ R_2 &= 0001 \ 1011 && (\text{ADD } R_B) \\ R_3 &= 0001 \ 1100 && (\text{ADD } R_C) \\ R_4 &= 0010 \ 1101 && (\text{SUB } R_D) \\ R_5 &= 1110 \ \text{XXXX} && (\text{OUT}) \\ R_6 &= 1111 \ \text{XXXX} && (\text{HLT}) \end{aligned}$$

Incidentally, any program like the foregoing that's written in machine language is called an *object program*. The original program with mnemonics and ROM words is called a *source program*. In SAP-1

the operator translates the source program into an object program when programming the ROM switches.

A final point. The four MSBs of a machine-language instruction in SAP-1 specify the operation and the four LSBs give the address; from now on, we will refer to the MSBs as the *instruction field* and to the LSBs as the *address field*. Symbolically,



EXAMPLE 8-3.

How can we simplify the appearance of the source program given in Example 8-1?

SOLUTION.

The *R* in each memory-reference instruction is redundant information. In other words, when we translate to machine language, all we need is the subscript. For instance, LDA 9 gives the same information as LDA R_9 .

By deleting all *R*s from the memory-reference instructions, the source program of Example 8-1 becomes

```
LDA 9
ADD A
ADD B
ADD C
SUB D
OUT
HLT
```

This is the standard practice in industry; from now on, we will write source programs like this.

EXAMPLE 8-4.

How would you program SAP-1 to solve this arithmetic problem?

$$16 + 20 + 24 + 28 = 32$$

SOLUTION.

You can use the program of the preceding example provided decimal 16 is loaded into the R_7 register, decimal 20 into the R_8 register, decimal 24 into the R_9 register, and so on.

After programming the ROM switches, the memory words are

$R_0 = 0000$	1001	(LDA 9)
$R_1 = 0001$	1010	(ADD A)
$R_2 = 0001$	1011	(ADD B)
$R_3 = 0001$	1100	(ADD C)
$R_4 = 0010$	1101	(SUB D)
$R_5 = 1110$	XXXX	(OUT)
$R_6 = 1111$	XXXX	(HLT)
$R_7 = 0001$	0000	(16 ₁₀)
$R_8 = 0001$	0100	(20 ₁₀)
$R_9 = 0001$	1000	(24 ₁₀)
$R_C = 0001$	1100	(28 ₁₀)
$R_D = 0010$	0000	(32 ₁₀)

Notice the program is stored ahead of the data. That is, the initial program instruction goes into the R_0 register, and remaining instructions go into successive addresses. This is essential in SAP-1 because the program counter starts with binary address 0000. Since the PC holds the address of the instruction to be fetched next from the memory, we must load the program ahead of the data.

Incidentally, a *stored-program* computer is one in which an object program is stored in the memory before a computer run. SAP-1 is an example of a stored-program computer. It uses front-panel switch programming, the simplest but slowest way to load a program into a computer memory.

EXAMPLE 8-5.

Show the contents of the accumulator after the first five instructions are executed in the program of the preceding example. Show the contents of the output register after the OUT instruction is executed.

SOLUTION.

For convenience, the source program is repeated along with the decimal data:

```
 $R_0 =$  LDA 9
 $R_1 =$  ADD A
```

$R_2 = \text{ADD B}$
 $R_3 = \text{ADD C}$
 $R_4 = \text{SUB D}$
 $R_5 = \text{OUT}$
 $R_6 = \text{HLT}$
 $R_7 = 16_{10}$
 $R_8 = 20_{10}$
 $R_9 = 24_{10}$
 $R_{10} = 28_{10}$
 $R_{11} = 32_{10}$

(In these equations, the = sign stands for "is equivalent to.")

After LDA 9 is executed, the contents of the accumulator are

$$A = 0001\ 0000 \quad (16_{10})$$

The execution of ADD A gives

$$A = 0010\ 0100 \quad (36_{10})$$

After ADD B is executed,

$$A = 0011\ 1100 \quad (60_{10})$$

When ADD C is executed,

$$A = 0101\ 1000 \quad (88_{10})$$

Executing SUB D gives

$$A = 0011\ 1000 \quad (56_{10})$$

The accumulator contains the answer to the problem. After OUT is executed, the contents of the output register are

$$O = 0011\ 1000 \quad (56_{10})$$

At this point, HLT stops the data processing.

8-4. FETCH CYCLE

The control unit is the key to a computer's automatic operation. After the program and data are loaded into the memory, a start signal turns control over to CON. This unit then generates the control words that fetch and execute each instruction.

While each instruction is fetched and executed, the computer passes through different *machine phases*, periods during which register contents change. Let's find out more about these phases.

Ring Counter

The ring counter of Fig. 8-3a (part of SAP-1's control unit) has an output of

$$T = T_5T_4T_3T_2T_1T_0$$

At the beginning of a computer run, the ring word is

$$T = 000001$$

Successive negative clock edges produce ring words of




Fig. 8-3. Ring counter: (a) Schematic, (b) Clock and timing pulses.

T = 000010
 T = 000100
 .
 .
 .
 T = 100000

Then, the ring counter resets to 000001 and the cycle repeats. Each ring word represents one machine phase.

Figure 8-3b shows the timing pulses out of the ring counter. The initial phase T_0 starts with a negative clock edge and ends with the next negative clock edge. During this phase, the T_0 bit out of the ring counter is high.

During the next phase, T_1 is high; the following phase has a high T_2 ; then a high T_3 , and so on. As you can see, the ring counter produces six phases. Each instruction is fetched and executed during these six phases.

Address Phase

The T_0 phase is called the *address phase* because the address in the PC is transferred to the MAR during this phase. Figure 8-4a shows the computer sections that are active during this phase. (Active parts are light; inactive parts are dark.)

During the address phase, E_P and L_M are high; all other control bits are low. This means CON is sending out a control word of

$$\text{CON} = C_P E_P L_M E_R L_I E_L L_A E_A S_U E_U L_B L_O \\ = 0110 \ 0000 \ 0000$$

during this phase.




Fig. 8-4. Fetch routine (a) Address phase (b) Memory phase. (c) Increment phase.

Memory Phase

Figure 8-4b shows the active parts of SAP-1 during the T_1 phase. This phase is called the *memory phase* because the addressed ROM instruction is transferred from the memory to the instruction register. During the memory phase, CON is producing a control word of

$$\text{CON} = C_P E_P L_M E_R L_I E_L L_A E_A S_U E_U L_B L_O \\ = 0001 \ 1000 \ 0000$$

As you see, the E_R and L_I bits are high.

Increment Phase

The T_2 phase is called the *increment phase* because the program counter is incremented during this phase. Figure 8-4c shows the active parts of SAP-1 during the increment phase. The only high control bit during this phase is C_P , and the word out of CON is

$$\text{CON} = C_P E_P L_M E_R L_I E_L L_A E_A S_U E_U L_B L_O \\ = 1000 \ 0000 \ 0000$$

Fetch Cycle

The address, memory, and increment phases represent the *fetch cycle* of SAP-1. During the fetch cycle, CON sends out the three control words just described. Table 8-3 repeats this control routine.

TABLE 8-3. FETCH ROUTINE

Phase	$C_P E_P L_M E_R$	$L_I E_L L_A E_A$	$S_U E_U L_B L_O$	Effect
T_0 (address)	0110	0000	0000	MAR = PC
T_1 (memory)	0001	1000	0000	IR = R _{PC}
T_2 (increment)	1000	0000	0000	Increment PC

During the address phase, E_P and L_M are high; this means the PC sets up the MAR via the W bus. As shown earlier in Fig. 8-3b, a positive clock edge occurs midway through the address phase; this loads the MAR with the contents of the PC.

During the memory phase, E_R and L_I are high. Therefore, the addressed ROM register sets up the instruction register via the W bus. Midway through the memory phase, a positive clock edge loads the IR with the addressed ROM instruction.

C_p is the only control bit during the increment phase. This sets up the PC to count positive clock edges. Halfway through the increment phase, a positive clock edge hits the PC and advances the contents by one.

8-5. EXECUTION CYCLE

The next three phases (T_3 , T_4 , and T_5) are the *execution cycle* of SAP-1. The register transfers during the execution cycle depend on the particular instruction being executed. For instance, LDA 9 requires different register transfers than ADD B. What follows are the control routines for different SAP-1 instructions.

LDA Routine

For a concrete discussion, let's assume the instruction register has been loaded with LDA 9:

$$IR = 0000\ 1001$$

During the T_3 phase, the instruction field 0000 goes to the CON, where it is decoded; the address field 1001 is loaded into the MAR. Figure 8-5a shows the active parts of SAP-1 during this execution phase. Note that E_p and L_M are high; all other control bits are low.

During the second execution phase (T_4), E_A and L_A go high. This means the addressed data word in the ROM will be loaded into the accumulator on the next positive clock edge (see Fig. 8-5b).




Fig. 8-5. LDA routine. (a) First execution phase. (b) Second execution phase. (c) Final execution phase.

T_5 is a *do-nothing* phase. During this third execution phase, all registers are inactive (Fig. 8-5c). This means CON is sending out a word containing all 0s.

Table 8-4 summarizes the control routine needed to *implement* (carry out) the LDA instruction. The first execution phase sends the address field in the instruction register to the MAR. The second execution phase loads the addressed data word into the accumulator. The third execution phase marks time; it does nothing.

TABLE 8-4. LDA ROUTINE

Phase	$C_p E_p L_M E_p$	$L_A E_A E_A$	$S_0 E_0 L_0 S_0$	Effect
T_3	0010	0100	0000	MAR = ADDRESS
T_4	0001	0010	0000	A = R_{MAR}
T_5	0000	0000	0000	Do nothing

ADD Routine

Suppose at the end of the fetch cycle, the instruction register contains ADD B:

$$IR = 0001\ 1011$$

During the first execution phase (T_3), the instruction field goes to the CON and the address field to the MAR (see Fig. 8-6a). During this phase, E_p and L_M are high.

Control bits E_B and L_B are high during the next execution phase (T_4). This allows the addressed data word to set up the B register (Fig.




Fig. 8-6. ADD and SUB routines. (a) First execution phase. (b) Second execution phase. (c) Final execution phase.

8-6b). As usual, loading takes place midway through the phase when the positive clock edge hits the CLK input of the B register.

During the third execution phase (T_3), E_0 and L_A are high; therefore, the ALU sets up the accumulator (Fig. 8-6c). Halfway through this phase, the positive clock edge loads the sum into the accumulator.

Incidentally, setup time and propagation delay time prevent racing of the accumulator during this final execution phase. When the positive clock edge hits in Fig. 8-6c, the accumulator contents change, forcing the ALU contents to change. These new ALU contents return to the accumulator input. But the new ALU contents don't get there until two propagation delays after the positive clock edge (one for the accumulator and one for the ALU). By then it's too late to set up the accumulator. This prevents accumulator racing (loading more than once on the same clock edge).

Table 8-5 summarizes the control routine needed to implement the ADD instruction. The first execution phase sends the address field in the instruction register to the MAR. The second execution phase loads the addressed data word into the B register. The third execution phase loads the ALU contents (SUM) into the accumulator.

TABLE 8-5. ADD ROUTINE

Phase	$C_r E_r L_m E_n$	$L_1 L_2 L_3 E_A$	$S_0 E_0 L_5 L_0$	Effect
T_1	0010	0100	0000	MAR = ADDRESS
T_2	0001	0000	0010	B = $R_{ADDRESS}$
T_3	0000	0010	0100	A = SUM

SUB Routine

The SUB routine is similar to the ADD routine; the only difference is making S_0 high during the final execution phase. Therefore, Figs. 8-6a through c show the active parts of SAP-1 during the three execution phases. (A high S_0 drives the ALU in Fig. 8-6c.)

Table 8-6 summarizes the SUB routine. The first control word sends the address field from the instruction register to the MAR. The second control word loads the addressed data word into the B register. The third control word loads the ALU contents (DIFF) into the accumulator.

TABLE 8-6. SUB ROUTINE

Phase	$C_r E_r L_m E_n$	$L_1 L_2 L_3 E_A$	$S_0 E_0 L_5 L_0$	Effect
T_1	0010	0100	0000	MAR = ADDRESS
T_2	0001	0000	0010	B = $R_{ADDRESS}$
T_3	0000	0010	1100	A = DIFF

OUT Routine

Suppose the instruction register contains the OUT instruction at the end of a fetch cycle. Then,

$$IR = 1110 \text{ XXXX}$$

The instruction field goes to the CON. After this field is decoded, the CON sends out the control routine needed to load the accumulator contents into the output register.

Figure 8-7 shows the active sections of SAP-1 during the execution of an OUT instruction. Since E_A and L_0 are high, the next positive clock edge loads the accumulator word into the output register during the first execution phase (T_1). The remaining execution phases (T_2 and T_3) are do-nothings.

Table 8-7 shows the OUT routine. The first control word allows the accumulator to set up the output register via the W bus. The next two control words do nothing except mark time.

HLT

HLT does not require a control routine because no registers are involved in the execution of an HLT instruction. When the IR contains

$$IR = 1111 \text{ XXXX}$$

the instruction field 1111 tells the CON to stop processing data. CON stops the computer by turning off the clock (circuitry discussed later).




Fig. 8-7 First execution phase of OUT instruction.

TABLE 8-7 OUT ROUTINE

Phase	C ₀ E ₀ L ₀ A ₀ A ₁	L ₁ E ₁ A ₁ E ₂ A ₂	S ₂ E ₂ L ₂ L ₃ D ₃	Effect
T ₀	0000	0001	0001	OUT = A
T ₁	0000	0000	0000	Do nothing
T ₂	0000	0000	0000	Do nothing

Machine Cycle

SAP-1 has six phases (three fetch and three execute). These six phases are called a *machine cycle* (see Fig. 8-8). It takes one machine cycle to fetch and execute each program instruction; therefore, the duration of a computer run is directly proportional to the number of program instructions.

EXAMPLE 8-6.

SAP-1 has a 1-MHz clock. How long is a machine cycle? How long is the computer run for a program with 12 instructions?

SOLUTION.

The clock has a frequency of 1 MHz; therefore, the period is

$$T = \frac{1}{1 \text{ MHz}} = 1 \mu\text{s}$$

Referring to Fig. 8-3b, you can see that each phase lasts for one clock period. Since there are six phases per machine cycle, each machine cycle has a duration of 6 μs .

A program with 12 instructions takes 12 machine cycles to complete. Therefore, the duration of the computer run is 72 μs .




Fig. 8-8 Machine cycle.

EXAMPLE 8-7.

Figure 8-9 shows the six phases of SAP-1. The positive clock edge occurs halfway through each phase. Why is this important?

SOLUTION.

SAP-1 is a bus-organized computer (the common type nowadays). This allows its registers to communicate via a bus. But reliable loading of a register takes place only when the setup and hold time are satisfied (review Sec. 5-3 if necessary). Waiting half a cycle before loading the register satisfies the setup time; waiting half a cycle after loading satisfies the hold time. This is why the positive clock edge is designed to strike the registers halfway through each phase (Fig. 8-9).

There's another reason for waiting half a cycle before loading a register. When the *ENABLE* input of the sending register goes high, the contents of this register are suddenly dumped onto the W bus. Stray capacitance and lead inductance prevent the bus lines from immediately reaching the correct voltage levels. In other words, we get transients (exponential, ringing, etc.) on the W bus. We have to wait for the data to settle on the bus lines if we want reliable loading. The half-cycle delay before clocking is adequate for all transients to die out.

EXAMPLE 8-8.

The following program and data are in the SAP-1 memory:

R₀ = LDA C
 R₁ = ADD D
 R₂ = HLT
 R_C = 15₁₆
 R_D = 33₁₆

Show the register changes for each phase of the R₀ machine cycle.




Fig. 8-9 Positive clock edges occur midway through each machine phase.

SOLUTION.

Before SAP-1 can run a program, the operator has to push a CLR button. Among other things, this resets the program counter to 0000. The operator then pushes a start button and the computer runs the program. Here are the register changes during the first machine cycle:

T_0 (see Fig. 8-4a):

$$\text{MAR} = \text{PC} = 0000$$

T_1 (Fig. 8-4b):

$$\text{IR} = R_0 = 0000\ 1100$$

T_2 (Fig. 8-4c):

$$\text{PC} = 0001$$

T_3 (Fig. 8-5a):

$$\text{MAR} = \text{ADDRESS} = 1100$$

T_4 (Fig. 8-5b):

$$A = R_c = 0000\ 1111$$

T_5 (Fig. 8-5c):

Do nothing

EXAMPLE 8-9.

With the program and data given in the preceding example, what are the register changes during the second machine cycle?

SOLUTION.

The PC holds address 0001 at the beginning of the second machine cycle. Here are the register changes.

T_0 (Fig. 8-4a):

$$\text{MAR} = \text{PC} = 0001$$

T_1 (Fig. 8-4b):

SAP-1 is a computer because it stores a program and it begins calculations before calculations begin; then, it automatically carries out the program instructions without human intervention. And yet, SAP-1 is primitive, like a Neanderthal man compared to a modern person. Something is missing, something found in every modern computer.

SAP-2 is the next step in the evolution toward modern computers. It includes *jump instructions*. These new instructions force the computer to repeat or skip part of a program. As you will discover, jump instructions open up a whole new world of computing power.

9-1. ARCHITECTURE

Figure 9-1 shows the architecture of SAP-2. As before, all register outputs to the W bus are three-state; those not connected to the bus are two-state. A brief description of each box is given now, with details to follow later.

Subroutine Counter

The *subroutine counter* (SC) can pinch hit for the program counter during a computer run. This occurs when a new instruction (discussed later) takes program control away from the PC and gives it to the SC. While it has control, the SC sends the binary address of the current instruction to the MAR; after the instruction has been fetched, the SC is incremented by one. Program control remains with the SC until terminated by another new instruction.

Program Counter

This time, the program counter has 8 bits; therefore, it can count from

$$\text{PC} = 0000\ 0000 \quad (0_{16})$$

to

$$\text{PC} = 1111\ 1111 \quad (FF_{16})$$

A CLR signal resets the PC before each computer run; so the data processing starts with the R_0 instruction.




FIG. 9-1. SAP-2 architecture.

Memory Address Register

During the fetch cycle, the MAR receives 8-bit addresses from the program counter or subroutine counter, whichever has program control. During the execution cycle of memory-reference instructions, the MAR receives an 8-bit address field from the instruction register.

Random-Access Memory

The 256×12 RAM can store any 256 words of 12 bits. These words, located at addresses 0 through FF, are symbolized by $R_0, R_1, R_2, \dots, R_7, R_{10}, R_{11}, R_{12}, \dots, R_{FF}$. With WE low and ME high, the addressed RAM word is read onto the W bus. With WE and ME high, the contents of the MDR are written into the addressed RAM location.

Memory Data Register

A high L_D and positive clock edge load the MDR. The two-state output then sets up the RAM. The MDR also has a three-state output; therefore, a high E_D reads the contents of the MDR onto the W bus.

Instruction Register

During the execution of a memory-reference or a jump instruction, the four MSBs in the instruction register represent the instruction field and the eight LSBs are the address field. During the execution of an *operate* instruction (explained later), the eight MSBs in the IR form the instruction field and the four LSBs are don't cares.

Control Unit

The control unit produces CLB , CLK , and CON to coordinate and synchronize all registers. Because SAP-2 has a bigger instruction set, the instruction-field decoder has more gates. And because of the new registers, the control matrix has more hardware. Although the CON word is bigger, the idea is the same: The CON bits determine how the registers react to the next positive clock edge.

Input Register

Interface circuits convert signals from peripheral device (punched-card readers, cassette-tape readers, teletypewriters, etc.) to binary signals suitable for entry into a computer. The design of an interface

depends on the peripheral: a teletypewriter (TTY) needs one kind of interface; a cassette reader, another.

In Fig. 9-1, the binary word from an interface circuit sets up the input register. Therefore, a high L_N and positive clock edge load this word into the input register. During another phase, a high E_N can read the input word onto the W bus for transfer to the accumulator. As shown in Examples 7-9 and 7-10, a control routine exists for loading up to 256 instruction and data words into the SAP-2 memory.

Accumulator

The two-state output of the accumulator goes to the ALU; the three-state output to the W bus. Therefore, the 12-bit word in the accumulator continuously drives the ALU, but this same word appears on the bus only when E_A is high. (A_{minus} and A_{zero} will be explained later.)

Arithmetic-Logic Unit

Standard ALUs are commercially available as integrated circuits. These ALUs have 4 or more select bits that determine the arithmetic or logic operation performed on words A and B .

The ALU of Fig. 9-1 is comparable to a standard ALU. Because the select bits (S_3 through S_0) cover 0000 through 1111, we can select 16 arithmetic and logic functions. SAP-2 uses three arithmetic functions (NULL, ADD, SUB) and seven logic functions (complement A , complement B , OR, AND, NOR, NAND, and XOR).

B Register

As before, a high L_N and positive clock edge load the B register with a word from the W bus, and the two-state output continuously drives the ALU.

Index Register

The *index register* (X) has a load input L_X to control loading from the bus and an enable input E_X to control readout onto the bus. Furthermore, the index register has an increment input INX and a decrement input DEX .

When INX is high, the next positive clock edge increases the contents of the index register by one. When DEX is high, the next positive clock edge decreases the contents by one. In other words, a high INX

means the index register counts up; a high DEX means it counts down.¹ (X_{minus} and X_{zero} are explained later.)

Output Register

Again, the contents of the accumulator can be loaded into the output register (O). This way, an answer can move from the CPU (central processing unit) to the outside world. The output register connects to an interface circuit. The design of this circuit depends on the peripheral device being driven (printer, CRT display, teletypewriter, etc.). The interface circuit converts the contents of the output register into signals suitable for driving the peripheral device.

9-2. MEMORY-REFERENCE INSTRUCTIONS

SAP-2 has an instruction set with 28 instructions. This section is about the six memory-reference instructions.

Recognizing an MRI

The SAP-2 fetch cycle is the same as before. T_0 is the address phase ($MAR = PC$), T_1 is the memory phase ($IR = R_{PC}$), and T_2 is the increment phase (advance PC by one). All SAP-2 instructions, therefore, use the memory during the fetch cycle because a program instruction is transferred from the memory to the instruction register.


During the execution cycle, however, the memory may or may not be used; it depends on the type of instruction that has been fetched. A memory-reference instruction (MRI) is one that uses the memory during the execution cycle. You can always recognize an MRI by the registers used in the first execution phase (T_3).

Figure 9-2 shows the active parts of SAP-2 during the T_3 phase. When an MRI is in the instruction register, CON sends out high E_A and L_N bits. This means the address field of the IR is loaded into the MAR . The T_3 phase of any MRI therefore results in

MAR = ADDRESS

Remember this. It will help you distinguish an MRI from other types of instructions discussed later.

¹If interested in the design of up/down counters, see A. P. Malvino and D. P. Leach, *Digital Principles and Applications*, McGraw-Hill Book Company, New York, 1975, pp. 246-252.

Fig. 9-2. T_3 phase of all MRIs.

LDA, ADD, and SUB

The first three MRIs in SAP-2's instruction set are the same as before, although now we can choose from 256 memory words, located at addresses 0 through FF. For instance, LDA 23 means "Load the accumulator with R_{23} ," ADD 7C means "Add R_{7C} to the accumulator," and SUB FF means "Subtract R_{FF} from the accumulator."

Incidentally, any word being loaded, added, subtracted, or otherwise operated on is called an *operand*. In the foregoing examples, R_{23} , R_{7C} , and R_{FF} are operands; 23, 7C, and FF are the addresses of the operands.

STA

STA is the mnemonic for "store the accumulator word." Every STA instruction includes a memory address. STA 56, for example, means "store the accumulator word at address 56." If

$$A = 1111\ 0000\ 0000$$

the execution of STA 56 results in

$$R_{56} = 1111\ 0000\ 0000$$

LDB and LDX

The last two MRIs in SAP-2's instruction set are similar to LDA except that the addressed memory word is loaded into the B register or into the index register.

LDB is the mnemonic for "load the B register," and LDX is the mnemonic for "load the index register." To be complete, these instructions must include an address. For instance, LDB 45 means "load the B register with R_{45} ," and LDX 78 means "load the index register with R_{78} ."

EXAMPLE 9-1.

Write a program that adds three numbers (a , b , and c) and winds up with the sum in the accumulator, the B register, and the index register.

SOLUTION.

Here's one program that will work:

```

R0 = LDA 20
R1 = ADD 21
R2 = ADD 22
R3 = STA 23
R4 = LDB 23
R5 = LDX 23
R6 = HLT
R20 = a
R21 = b
R22 = c
R23 = (SUM)

```

Instructions R_0 through R_3 add the three numbers. Instruction R_3 stores the sum at address 23. Instructions R_4 and R_5 load the B register and index register. R_6 stops the data processing, at which point the sum appears in the accumulator, B register, and index register.

The data (a , b , and c) is loaded into addresses 20, 21, and 22 before the computer run. During the computer run, data is stored at address 23;

the parentheses around SUM indicate this data is produced by the computer.

9-3. JUMP INSTRUCTIONS

Memory-reference instructions are one type of instruction; *jump instructions* are another. SAP-2 has six jump instructions; these can change the program sequence. Instead of fetching instructions at successive addresses, the computer may repeat or skip part of the program after a jump instruction has been executed.

JMP

During the T_3 execution phase of all MRIs, the address field in the IR is transferred to the MAR (Fig. 9-2). This is how you can recognize an MRI.

Jump instructions are different. To begin with, JMP is the mnemonic for "jump the program counter." Every JMP instruction includes an address to be loaded into the PC rather than the MAR. In other words, a JMP instruction differs from an MRI because of the registers used in the T_3 execution phase (see Fig. 9-3).

When a JMP instruction is in the IR, the CON sends out high E_7 and L_7 hits. This means the address field of the IR goes to the PC (rather than to the MAR). The T_3 phase of any JMP instruction, therefore, results in

$$PC = \text{ADDRESS}$$

The T_1 and T_3 phases are do nothings.

Since the PC contains a *programmed* address after a JMP is executed, the instruction fetched next comes from the programmed address rather than the usual *incremented* address. This allows the computer to repeat or skip part of the program.

For instance, after the R_{33} instruction (JMP 40) is executed in Fig. 9-4a, the PC contains address 40. The next instruction fetched is R_{40} ; therefore, the computer will repeat the program between R_{40} and R_{53} .

On the other hand, the execution of the R_{51} instruction (JMP 70) in Fig. 9-4b forces the computer to jump to the R_{70} instruction; therefore, all instructions between R_{51} and R_{70} are skipped.

Examples 9-2 onward give you practice with the JMP instruction and sharpen your understanding of this powerful instruction.

JAM

JAM resembles JMP because it can change the contents of the PC. But it differs from JMP because it produces a program jump only when a special condition is satisfied.




Fig. 9-3. T_3 phase of JMP instruction.




Fig. 9-4. (a) Jumping backward. (b) Jumping forward.

JAM is the mnemonic for "jump the program counter if the accumulator is minus"; or simply, "jump if accumulator minus." Every JAM instruction includes the address to be loaded into the PC. For instance, JAM 40 means "jump to address 40 if accumulator minus," and JAM 60 means "jump to address 60 if accumulator minus."

Figure 9-5 shows the effect of a JAM 40. During the execution of the R_{40} instruction, CON tests the contents of the accumulator. If the accumulator is minus, the program jumps back to the R_{40} instruction; otherwise, the program continues with the R_{51} instruction.

After the SUB 92 is executed, a JAM 60 appears. Again, the CON tests the accumulator contents. If these contents are minus, the program jumps ahead to the R_{60} instruction; otherwise, it continues with the R_{63} instruction.

JAZ

JAZ is the mnemonic for "jump the program counter if the accumulator is zero"; or simply, "jump if accumulator zero." Every JAZ instruction includes the address to be loaded into the PC. JAZ 32 means "jump to address 32 if accumulator zero, otherwise, continue with the next instruction."

JIM and JIZ

JIM stands for "jump the program counter if the index register is minus"; or simply, "jump if index minus." JIZ is the mnemonic for "jump the




Fig. 9 JAM jumps.

program counter if the index register is zero"; or simply, "jump if index zero."

Every JIM and JIZ instruction includes the address to be loaded into the PC. For instance, JIM 94 means "jump to address 94 if index minus," JIZ 7F means "jump to address 7F if index zero."

JAM, JAZ, JIM, and JIZ are called *conditional jumps* because the program jump occurs only if certain conditions are satisfied. On the other hand, JMP is *unconditional*, once this instruction is fetched, the execution cycle always jumps the program to the specified address.

JMS

A *subroutine* is a program stored in the memory for possible use in another program. Most computers have subroutines for finding sines, cosines, tangents, logs, square roots, etc. These subroutines are part of the *software* supplied with modern computers. ("Software" refers to the programs manufacturers prepare for use with computers. Besides subroutines, software includes *assemblers* and *compilers*, programs that can translate source programs into object programs.)

JMS is the mnemonic for "jump to subroutine." Every JMS instruction must include the *starting address* of the desired subroutine. For instance, if a square-root subroutine starts at address A2 and a log subroutine at address C5, then a JMS A2 will jump to the square-root subroutine and a JMS C5 to the log subroutine. After the subroutine is completed, the computer returns to the original program.

When a JMS is executed, program control passes from the program counter to the subroutine counter. After each subroutine instruction is fetched, the SC is incremented by one. In this way, the SC pinches hits for the program counter during the execution of a subroutine. At the end of the subroutine, program control reverts to the PC.

JMS is unconditional, like JMP. Once a JMS has been fetched into the instruction register, the computer will jump to the starting address of the subroutine.

Summary

During the execution of an MRI, the MAR receives the address field.

During the execution of a JMP, the program counter receives the address field. During the execution of JAM, JAZ, JIM, or JIZ, the program counter receives the address field if certain conditions are satisfied. During the execution of a JMS, the subroutine counter receives the address field and the program counter *saves* (retains) the incremented address.

MIRs are the workhorses of an instruction set; they load registers, add and subtract addressed words, and store words in the memory. But the jump instructions are the real magic of an instruction set; they make the computer repeat part of a program, skip part of a program, and jump to other addresses in memory where useful subroutines are stored.

Table 9-1 lists the mnemonics and op-code for SAP-2's memory-reference and jump instructions.

TABLE 9-1. MIRs AND JUMP INSTRUCTIONS FOR SAP-2

Mnemonic	Op-Code	Meaning
LDA	0000	Load accumulator
ADD	0001	Add addressed word
SUB	0010	Subtract addressed word
STA	0011	Store accumulator word
LDB	0100	Load B register
LDX	0101	Load index register
JMP	0110	Jump
JAM	0111	Jump if accumulator minus
JAZ	1000	Jump if accumulator zero
JIM	1001	Jump if index minus
JIZ	1010	Jump if index zero
JMS	1011	Jump to subroutine
	1100	Not used
	1101	Not used
	1110	Not used
OPR	1111	Operate instruction (Sec. 9-4)

EXAMPLE 9-2.

Describe what happens during the execution of this program:

$R_0 = \text{LDA } 6$
 $R_1 = \text{SUB } 7$
 $R_2 = \text{JAM } 5$
 $R_3 = \text{JAZ } 5$
 $R_4 = \text{JMP } 1$
 $R_5 = \text{HLT}$
 $R_6 = 25_{10}$
 $R_7 = 9_{10}$

Because of the jump instructions, part of the program will be repeated. We can summarize the data processing by listing a comment after each instruction that is executed.

First pass:

Instruction	Comment
$R_0 = \text{LDA } 6$	$A = 25_{10}$
$R_1 = \text{SUB } 7$	$A = 16_{10}$
$R_2 = \text{JAM } 5$	No jump
$R_3 = \text{JAZ } 5$	No jump
$R_4 = \text{JMP } 1$	Return to R_1

During this first pass, the LDA 6 loads the accumulator with the binary equivalent of decimal 25. The SUB 7 subtracts the equivalent of decimal 9, leaving decimal 16 in the accumulator. Because the accumulator contents are positive, the JAM 5 and JAZ 5 have no effect. Then comes the JMP 1, which returns the processing to the SUB 7 instruction (see Fig. 9-6a).

Second pass:

Instruction	Comment
$R_1 = \text{SUB } 7$	$A = 7_{10}$
$R_2 = \text{JAM } 5$	No jump
$R_3 = \text{JAZ } 5$	No jump
$R_4 = \text{JMP } 1$	Return to R_1

On the second pass, the SUB 7 reduces the accumulator contents to decimal 7, still positive. The JAM 5 and JAZ 5 are again ignored. The JMP 1 returns the processing to the SUB 7 instruction (Fig. 9-6a).

Third pass:

Instruction	Comment
$R_1 = \text{SUB } 7$	$A = -2_{10}$
$R_2 = \text{JAM } 5$	Jump to R_5
$R_5 = \text{HLT}$	End of program




FIG. 9-6. A sample program with JAM, JAZ, and JMP.

On the third pass, the SUB 7 makes the accumulator contents negative (the sign bit changes from 0 to 1). The JMS 5 now forces the computer to jump to the R_5 instruction. At this point, the data processing stops (Fig. 9-6b).

The computer run therefore has two returns to SUB 7 and the final escape to HLT (Fig. 9-6c).

EXAMPLE 9-3.

A square-root subroutine starts at address A2 and a log subroutine at address C5. What does the following program do?

$R_0 = \text{LDA } 6$
 $R_1 = \text{JMS } A2$
 $R_2 = \text{ADD } 7$
 $R_3 = \text{JMS } C5$
 $R_4 = \text{STA } 8$
 $R_5 = \text{HLT}$
 $R_6 = 400_{10}$
 $R_7 = 80_{10}$
 $R_8 = (\text{ANSWER})$

SOLUTION.

We can summarize the data processing by listing a comment after each instruction is executed.

Instruction	Comment
$R_0 = \text{LDA } 6$	$A = 400_{10}$
$R_1 = \text{JMS } A2$	$A = 20_{10}$ after subroutine
$R_2 = \text{ADD } 7$	$A = 100_{10}$
$R_3 = \text{JMS } C5$	$A = 2_{10}$ after subroutine
$R_4 = \text{STA } 8$	$R_8 = 2_{10}$
$R_5 = \text{HLT}$	End of program

The LDA 6 loads the accumulator with 400_{10} . The JMS A2 jumps the computer to the square-root subroutine. After this subroutine is finished, the accumulator contains 20_{10} . The ADD 7 increases the accumulator contents to 100_{10} . The JMS C5 results in a log subroutine, after which the accumulator contains 2_{10} (the common logarithm of 100_{10}). The STA 8 stores the accumulator word at address 8.

Figure 9-7 illustrates the program sequence. As shown, the first exit from the main program occurs after the execution of JMS A2. After completion of the square-root subroutine, we reenter the main program at




Fig. 9-7. Program sequence for subroutines.

ADD 7. After JMS C5 is executed, we leave the main program for a second time. Upon completion of the log subroutine, we reenter the main program at STA 8.

Notice the BRB instruction at the end of each subroutine. BRB is the mnemonic for "branch back." This instruction takes program control away from the subroutine counter and returns it to the program counter. BRB is discussed further in the next section.

9-4. OPERATE INSTRUCTIONS

An *operate* instruction neither uses the memory nor alters the program counter. Instead, it operates on words already transferred out of memory into working registers (like the accumulator, B register, index register, etc.). What follows is a brief description of each SAP-2 operate instruction.

NOP

NOP is the mnemonic for "no operation." During the execution of a NOP instruction, all the phases are do nothings. Therefore, nothing happens when a NOP is executed.

Why use a NOP? After writing a long program, you almost always have to *debug* it (locate and correct the errors). This may require adding, changing, or removing instructions. If you remove an instruction, you can fill the gap with a NOP.

For instance, in Fig. 9-8a, the second ADD E2 is an unintended duplication. If you pull this instruction, a gap appears in the program. The easiest way to fill the gap is with a NOP (Fig. 9-8b).

Some microcomputer manufacturers recommend starting a program with a NOP. The reason given is that potential races exist at the be-

R ₀ = LDA C7	R ₀ = LDA C7
.	.
.	.
R ₂₀ = ADD E2	R ₂₀ = ADD E2
R ₂₁ = ADD E2 (Error)	R ₂₁ = NOP
R ₂₂ = SUB E3	R ₂₂ = SUB E3
.	.
.	.
R ₉₆ = HLT	R ₉₅ = HLT
(a)	(b)

Fig. 9-8. Using a NOP to fill a gap.

gining of a program. By leading off with a NOP, these potential races have a chance to die out.

NOPs are also used to produce delays. By repeating a NOP a few hundred times, you can delay the data processing while some activity takes place elsewhere in a computerized system.

CLA

CLA means "clear the accumulator." The execution of a CLA resets all accumulator bits to zero (Fig. 9-9a).

XCH

XCH is the mnemonic for "exchange accumulator and index." During the execution of an XCH, the words in the accumulator and index register are transposed (Fig. 9-9b). For instance, if

$$\begin{aligned} A &= 0000\ 0000\ 1111 && (15_{10}) \\ X &= 0000\ 0000\ 1001 && (9_{10}) \end{aligned}$$




Fig. 9-9. (a) After CLA. (b) The XCH in action.

the execution of an XCH results in

$$\begin{aligned} A &= 0000\ 0000\ 1001 && (9_{10}) \\ X &= 0000\ 0000\ 1111 && (15_{10}) \end{aligned}$$

DEX

DEX means "decrement the index register." The execution of a DEX decreases the contents of the index register by one. Given

$$X = 0000\ 0000\ 1001 \quad (9_{10})$$

the execution of a DEX produces

$$X = 0000\ 0000\ 1000 \quad (8_{10})$$

INX

INX is the mnemonic for "increment the index register." This instruction adds one to the index register.

CMA

CMA stands for "complement the accumulator." The execution of a CMA inverts each bit in the accumulator, producing the 1's complement.

CMB

CMB is the mnemonic for "complement the B register." This instruction inverts each bit in the B register, resulting in the 1's complement.

IOR

IOR means "inclusive OR," identical to the OR function discussed in earlier chapters. The execution of an IOR will OR the corresponding bits in the accumulator and B register (Fig. 9-10); the result appears in the accumulator. If

$$A = 1111\ 1110\ 1100 \quad (9-1)$$

$$B = 1111\ 0001\ 0000 \quad (9-2)$$



Fig. 9-10. Logic operations are bitwise.

the execution of an IOR gives

$$A = 1111\ 1111\ 1100$$

AND

Executing an AND produces bitwise ANDing of the accumulator and B register (Fig. 9-10), with the result appearing in the accumulator. With the initial values given by Eqs. (9-1) and (9-2), the execution of an AND produces

$$A = 1111\ 0000\ 0000$$

NOR

This instruction NORs the contents of the accumulator and B register on a bitwise basis. As usual, the result appears in the accumulator. With the values of Eqs. (9-1) and (9-2), the execution of a NOR gives

$$A = 0000\ 0000\ 0011$$

NAN

NAN is the mnemonic for NAND. Again, the corresponding bits of the accumulator and B register are operated on. Given the values of Eqs. (9-1) and (9-2), the execution of a NAN results in

$$A = 0000\ 1111\ 1111$$

XOR

An XOR instruction will exclusive OR the contents of the accumulator and B register bit by bit. Given the values of Eqs. (9-1) and (9-2), the execution of an XOR produces

$$A = 0000\ 1111\ 1100$$




Fig. 9-11. INP transfers input word from interface circuit to accumulator.

BRB

BRB is the mnemonic for "branch back." The BRB is used at the end of each subroutine to get back to the main program. BRB is to a subroutine as HLT is to the main program. In other words, if you forget to use a BRB at the end of a subroutine, you will get computer trash when the subroutine is called.

INP

INP means "input." This instruction is executed in two phases. The first execution phase loads the input register with a word from the interface circuit. The second execution phase transfers this word to the accumulator (see Fig. 9-11).

OUT

OUT stands for "output." When this instruction is executed, the accumulator word is loaded into the output register.

HLT

What does every program end with? Right, HLT. This instruction stops the data processing.

Op-Code and Select Code

Earlier, Table 9-1 showed the op-code for all MRIs and jump instructions. 1100, 1101, and 1110 are unused words, but 1111 indicates an operate instruction. That is, all operate instructions have the format:




Table 9-2 shows the *select code*, the middle 4 bits used for each operate instruction. To program any operate instruction, start with four 1s, follow with the select code, and end with four don't cares. For instance, the mnemonics and equivalent machine words for the first three operate instructions are

NOP = 1111 0000 XXXX
 CLA = 1111 0001 XXXX
 XCH = 1111 0010 XXXX

(The = sign stands for "is equivalent to.")

Incidentally, MRIs and jump instructions use an address field but operate instructions don't, because all the operands are already in working registers.

You now have the entire SAP-2 instruction set: 6 MRIs, 6 jumps, and 16 operates; a total of 28 instructions.

TABLE 9-2. OPERATE INSTRUCTIONS

Mnemonic	Select Code	Meaning
NOP	0000	No operation
CLA	0001	Clear accumulator
XCH	0010	Exchange A and index
DEX	0011	Decrement index
INX	0100	Increment index
CMA	0101	Complement A
CMB	0110	Complement B
IOR	0111	Inclusive-OR
AND	1000	AND
NOR	1001	NOR
NAN	1010	NAND
XOR	1011	Exclusive-OR
BBB	1100	Branch back
INP	1101	Input
OUT	1110	Output
HLT	1111	Halt

EXAMPLE 9-4.

How many times is the DEX executed before the JIZ 4 jumps the processing to the HLT in the following program?

$R_0 = \text{LDX } 5$
 $R_1 = \text{DEX}$
 $R_2 = \text{JIZ } 4$
 $R_3 = \text{JMP } 1$
 $R_4 = \text{HLT}$
 $R_5 = 3_{10}$

SOLUTION.

The LDX 5 loads the index register (hereafter called *index*) with 3_{10} . DEX reduces the index to 2_{10} . JIZ 4 is ignored because the index is not zero. JMP 1 returns the program to the DEX.

The second time the DEX is executed, the index drops to 1_{10} . JIZ 4 is again ignored and JMP 1 returns the program to DEX for a second time (see Fig. 9-12).

The third DEX reduces the index to zero. This time, JIZ 4 jumps the program to HLT.

A *loop* is part of a program that is repeated. In this example, we have *passed* through the loop (DEX and JIZ) three times as shown in Fig. 9-12. Note that the number of passes through the loop equals the number loaded into the index register.

If we change R_5 to 7_{10} and rerun the program, the computer will pass through the loop seven times. Similarly, if we change R_5 to 200_{10} , the computer will pass through the loop 200 times.

The point to remember is this. We can set up a loop by including an LDX, DEX, JIZ, and JMP in a program. The integer loaded into the




Fig. 9-12. Programming a loop.



DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

- | | |
|---|---|
| 1. FRANCISCO JAVIER AGUILAR JUAREZ
Ermita Iztapalapa No. 442-24
Unidad Modelo
México 13, D. F.
Tel. 581-32-64 | TELEFONOS DE MEXICO, S.A.
Parque Vía No. 198
Col. Cuauhtémoc
México 5, D. F.
Tel. 518-82-20 |
| 2. JAIME ARTEMIO AGUILERA VAZQUEZ
José Balbuena Vera No. 7
Col. Los Cipreses
México 21, D. F.
Tel. 677-56-48 | E.N.E.P. ZARAGOZA
Ignacio Zaragoza Esq. Guelatao |
| 3. JUAN MANUEL ALONSO MARTINEZ
Martín Mendala No. 1429-A
Col. Del Valle
México 12, D. F.
Tel. 534-90-73 | S.H.C.P.
Palacio Nacional |
| 4. DAVID ALVAREZ SOLAR
Bertha No. 195-2
Col. Nativitas
México 13, D. F.
Tel. 672-78-91 | INDETEL, S.A.
Antiguo Camino a San Lorenzo S/N
Col. Zona Industrial
Toluca, Méx.
Tel. 4-24-44 |
| 5. JOSE DAVID ANGELES O.
Concepción Urquiza 266
Col. Las Camelias
Morelia, Mich. | ESCUELA DE ING. ELECTRICA UMSNH
Ciudad Universitaria, Esc. de
Ingeniería Eléctrica.
Morelia, Mich.
Tel. 2-77-76 |
| 6. VICTOR GABRIEL BARBOSA GARCIA
Martín Castrejón No. 72
Col. F. Del Río
Morelia, Mich. | ESCUELA DE ING. ELECTRICA UMSNH
Ciudad Universitaria, Esc. de
Ingeniería Eléctrica.
Morelia, Mich.
Tel. 2-77-76 |

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS DEL 6 AL 28 DE JULIO DE 1979.

(DEL 9 DE JUNIO AL 4 DE AGOSTO)

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

- | <u>NOMBRE Y DIRECCION</u> | <u>EMPRESA Y DIRECCION</u> |
|--|--|
| 537. TEODORO BOGARIN NUNEZ SANCHEZ
Durango 535 No. 474
Col. Rosales
Culiacán, Sin. P.F.
Tel: 27021 | ESCUELA DE INGENIERIA DE LA UAS,
Constitución y Andrade
Culiacán, Sin.
Tel. 2-49-70 |
| 54. VICTOR MANUEL CASTILLO DOMINGUEZ
Plaza de la República 26-5° piso
Col. Tabacalera
México 5, D. F.
Tel: 546-24-21 | COMISION FEDERAL DE ELECTRICIDAD
Plaza de la República 26-5° piso
Col. Tabacalera
México 5, D. F.
Tel. 546-24-21 |
| 9. MANUEL DEL VILLAR CASILLAS
Loto 16
Col. Sta. Ma. la Ribera
México 4, D. F.
Tel. 541-19-21 | BUFETE INDUSTRIAL DISEÑOS Y PROYECTOS
S.A.
Tolstoi 22
Col. Anzures
México 4, D. F.
Tel. 533-15-00 |
| 10. JUVENTINO DE SANTIAGO GRACIDA
Sta. Cruz 1561 Int. 3
Col. Portales
México 13, D. F.
Tel. 532-99-22 | S.A.H.O.P.
Xola y Av. Universidad
Col. Narvarte
México 12, D. F.
Tel. 574-82-17 |
| 17. JOSÉ DAVID VILLES HERRERA
Luz de Oriente No. 196
Col. Matamoros | |
| 11. CARLOS DIAZ RODRIGUEZ
Cafetal 473
Col. Granjas México
México 8, D. F.
Tel. 657-1775 | C.A.P.F.C.E.
Vito Alessio Robles 380
Col. Tecoyotitla
México 20, D. F.
Tel. 554-67-91 |
| 12. FRANCISCO ALBERTO DOMINGUEZ ROCHA
Av. 20 de nov. 91 Dpto. 8
Col. Centro
México 1, D. F.
Tel. 512-72-61 | SECRETARIA DE HACIENDA Y CREDITO
PUBLICO
Tel. 512-81-32 |

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

<u>NOMBRE Y DIRECCION</u>	<u>EMPRESA Y DIRECCION</u>
13. RICARDO ESPRIELLA GODINEZ Calle 2 Edif. 26 No. 12 Col. Fovissste México 21, D. F. Tel. 677-96-61	FACULTAD DE INGENIERIA, U.N.A.M. Cd. Universitaria México 20, D. F.
14. RAMON FEXAS FERNANDEZ Viena 156 Col. El Carmen México 21, D. F. Tel. 554-06-88	SECRETARIA DE HACIENDA Y CREDITO PUBLICO Palacio Nacional Edif. 5-2° piso México 1, D. F. Tel. 585-40-11 ext. 2134
15. LUIS HUMBERTO FRANCO CARDENAS Av. Universidad 465-4 Col. Del Valle México 12, D. F. Tel. 523-49-36	BANRURAL Campeche 290-7° piso México 11, D. F.
16. LUIS GARCIA REYES Martín Castrejón 35 Col. Felicitas del Río Morelia, Mich. Tel. 2-64-25	ESC. DE ING. ELECTRICA UMSNH Morelia, Mich. Tel. 2-77-76
17. JOSE MANUEL GONZALEZ GONZALEZ Nogal 122 Col. Casa Blanca Toluca, Edo. de Méx.	INDETEL, S.A. Antiguo Camino a San Lorenzo, S/N Col. Zona Industrial Toluca, Edo. de Méx. Tel. 4-24-44
18. JOSE FRANCISCO GIRON ARVAYO Cumbres de Maltrata 409-3 Col. Narvarte México 12, D. F.	PLASTICOS REX Ferrocarril de Cuernavaca 324 Col. Olivar de los Padres Tel. 595-31-00

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

<u>NOMBRE Y DIRECCION</u>	<u>EMPRESA Y DIRECCION</u>
19. FERNANDO GRIMALDI DE GYVES Retorno 813 No. 17 Col. Centinela México 21, D. F. Tel. 549-96-19	S.A.R.H. Reforma 51-13° piso Col. Centro México 1, D. F. Tel. 535-68-65
20. ELENA GOMEZ RICARDEZ Génova 107 Col. Valle Dorado Edo. de Méx. Tel. 567-66-00 ext. 2243	INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 Mts. No. 152 Col. San Bartolo Atepehuacán México 14, D. F. tel. 567-91-00 ext. 2243
21. JOSE LUIS GUIZA TORRES Tabacos 26 Col. San Mateo Edo. de México Tel. 373-33-17	INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 mts. No. 152 Col. San Bartolo Atepehuacán México 14, D. F. Tel. 567-66-00
22. LAURA HERNANDEZ PALET José Ma. Olloqui # 161 - 3 Col. del Valle México 12, D. F. Tel: 534-75-53	C.F.N.H. Tepic 40-2° piso Col. Roma Sur México 7, D. F. Tel. 584-06-68
23. MARCO TULLIO HERRERA NUÑEZ	S.A.R.H. Reforma 51-13° piso México 1, D. F. Tel. 566-00-64
24. ARTURO HERNANDEZ LEDESMA Valle Arispe 78 B Dpto. 303 Col. Valle de Aragón Edo. de Méx.	S.A.R.H. Sierra Gorda 23 Col. Lomas de Chapultepec México 10, D. F. Tel. 520-56-77

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

- | | |
|---|--|
| 25. ROSENDO ISLAS SOSA
Vía de Neptuno 13
Col. Arcos de la Hacienda
Cuautitlán Izcalli
Edo. de Méx. | FACULTAD DE INGENIERIA, U.N.A.M.
Ciudad Universitaria |
| 26. LUIS M. LEON ESTRADA
Cacahuamilpa 12-202
Col. Condesa
México 7, D. F. | D.I.F.
Amores 1270
Col. Del Valle
México 12, D. F.
Tel. 559-91-43 |
| 27. RAMON FELIPE LOPEZ GUAL
Gabriel Mancera 1430-305
Col. del Valle
México 12, D. F.
Tel. 575-62-37 | C.P.N.H.
Tepic 40
Col. Roma
México 7, D. F.
Tel. 574-14-97 |
| 28. ELSA LOPEZ LOPEZ
Edif. 5 ent. 2-201
Unidad Tlatelolco
México 3, D. F.
Tel. 567-66-00 ext. 2626 | INSTITUTO MEXICANO DEL PETROLEO
Av. de los 100 mts. 152
Col. San Bartolo Atepehuacán
México 14, D. F.
Tel. 567-91-00 ext. 2636 |
| 29. JAIME ANTONIO MACHUCA GONZALEZ | PRODUCTOS ESPECIALIZADOS DE ACERO, S.A.
Poniente 134 No. 854
Col. Ind. Vallejo
México 16, D. F.
Tel. 567-70-22 |
| 30. VIRGILIO CESAR MARTINEZ VASQUEZ
Insurgentes Sur 418-12
Col. Roma Sur
México 7, D. F.
Tel. 584-62-74 | C.P.N.H.
Tlaxcala 92
Col. Roma Sur
México 7, D. F.
Tel. 584-02-23 |

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

<u>NOMBRE Y DIRECCION</u>	<u>EMPRESA Y DIRECCION</u>
31. ALFREDO MASANA O DIAZ MAEDO Palenque 111 Col. Narvarte México 12, D. F. Tel. 519-74-05	
32. JORGE ARTURO MASTACHE FLORES Col. México México 13, D. F. Tel. 575-35-53	C.P.N.H. Temic No. 40 México, D. F. Tel. 584-72-74
33. GABRIEL MENDEZ BOTELLO Av. Nicolás León 182 Col. Jardín Balbuena México 9, D. F. Tel. 552-53-34	FACULTAD DE INGENIERIA, U.N.A.M. Ciudad Universitaria
34. JOSE LEOPOLDO MIRANDA TORRES Retorno 8 de Iglesias Calderón No. 18 Col. Jardín Balbuena México 9, D. F. Tel. 552-57-49	C.P.N.H. Temic 40-3° PISO Col. Roma México 7, D. F. Tel. 574-10-73
35. SERGIO MUÑIZ PEREZ Mariano Azuela 8-18 Col. Sta. Ma. la Ribera México 4, D. F. Tel. 535-20-76	S.H.C.P. Palacio Nacional Edif. 5-2° piso Col. Centro México 1, D. F. Tel. 510-21-99
36. J. RODRIGO MUÑOZ O. Trípoli 507-4-A Col. Portales México 7, D. F. Tel. 532-25-68	INSTITUTO MEXICANO DEL SEGURO SOCIAL Av. Cuauhtémoc Col. Doctores México 1, D. F. Tel. 761-11-22 ext. 2122 y 2179

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

- | | |
|--|--|
| 37. RAMON NORIEGA SOLORZANO
Carrillo Puerto 368-5
Col. Anáhuac
México 17, D. F.
Tel. 527-97-26 | INSTITUTO MEXICANO DEL PETROLEO
Av. de los 100 mts. 152
Col. Sn. Bartolo Atepehuacán
México 14, D. F.
Tel. 567-66-00 ext. 2347 |
| 38. PABLO OLLERVIDES AGUIRRE
Playa Tabachines 36
Col. Marte
México 13, D. F.
Tel. 579-34-00 | INDETEL, S.A.
Antiguo Camino a San Lorenzo, S/N
Col. Zona Industrial
Toluca, Edo. de Méx.
Tel. 4-24-44 |
| 39. HECTOR PAZ CONCHA
Ote. 9 No. 112
Col. Reforma
Cd. Netzahualcóyotl | PLASTICOS REX, S.A.
FF.CC. de Cuernavaca 324
Col. Olivar de los Padres
México 20, D. F.
Tel. 595-31-00 |
| 40. ALFONSO PINTO CONCHAS
Colima 191
Col. Roma
México 7, D. F.
Tel. 514-66-98 | PRODUCTOS ESPECIALIZADOS DE ACERO, S.A.
Poniente 134 No. 854
Col. Ind. Vallejo
México 16, D. F.
Tel. 567-70-22 |
| 41. ALFONSO QUIROZ CHAVOLLA
Xochicalco 51-103
Col. Narvarte
México 12, D. F.
Tel. 530-05-49 | S.A.R.H.
Reforma 35- Mezanina
Col. Centro
México 1, D. F.
Tel. 546-63-93 |
| 42. JUSTO MIGUEL RAMIREZ CABRERA
Trípoli 310-306
Col. Portales
México 13, D. F.
Tel. 584-72-01 | C.P.N.H.
TEPIC 40
Col. Roma
México 7, D. F.
Tel. 584-72-45 |

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

<u>NOMBRE Y DIRECCION</u>	<u>EMPRESA Y DIRECCION</u>
43. ALEJANDRO RAMIREZ MACIEL Calle 4 No. 149 Col. Pantitlán México 9, D. F. Tel. 558-03-86	S.A.H.O.P. Kola y Universidad Col. Narvarte México, D. F. tel. 519-68-00
44. MARIO ROJAS LEON Calzada de la Viga 1416 E-108 Col. Sifón México 8, D. F.	D.I.F Amores 1240 Col. Del Valle México 12, D. F. Tel. 575-91-51 ext. 32
45. ENRIQUE RUIZ GONZALEZ Chihuahua 47 Dpto. 502 Col. Roma México 7, D. F. Tel. 564-80-95	FACULTAD DE INGENIERIA, U.N.A.M. Ciudad Universitaria México 20, D. F.
46. ISMAEL SANCHEZ GOMEZ Nogal 18 Col. Sta. Ma. la Ribera México 4, D. F. Tel. 592-37-03	C.P.N.H. Tepic No. 40 Col. Roma México 7, D. F. Tel. 574-14-97
47. ROBERTO SANCHEZ RODRIGUEZ Av. Universidad 2016 Ed. 3-102 Col. Copilco Universidad México 20, D. F.	S.A.H.O.P. Constituyentes 947 Col. Balcón de las Flores Tel. 271-30-00 ext. 456
48. J. MARIO SANCHEZ VELASCO Emperadores 224-402 Col. Portales México 13, D. F.	C.P.N.H. Tlaxcala 93 Col. Roma México 7, D. F. Tel. 584-08-23

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

<u>NOMBRE Y DIRECCION</u>	<u>EMPRESA Y DIRECCION</u>
49. ANTONIO SANDOVAL LEYVA L9-M9- Fracc. Alvaro Obregón Col. Paraiso México 13, D. F.	C.P.N. H. Tepic No. 40 Col. Roma México 7, D. F. Tel. 574-22-06
50. GILBERTO SANTOS ARAOZ Rep. de Costa Rica No. 44-17 Col. Morelos México 2, D. F. Tel. 529-19-84	S.A.H.O.P. Kola y Universidad Col. Narvarte México D. F. Tel. 519-51-34
51. VICTOR M. SEVILLA A. Petén Sur 46-22 Col. Narvarte México 7, D. F.	FACULTAD DE INGENIERIA, U.N.A.M. Ciudad Universitaria México 20, D. F.
52. LUIS MIGUEL TERAN MARTINEZ Av. Cuicuiláhuac 163 Col. Potrero del Llano México 15, D. F. Tel. 556-00-36	C.P.N.H. Tepic No. 40-2° piso Col. Roma Sur México 7, D. F. Tel. 584-06-68
53. MARCO ANTONIO VAZQUEZ ESQUIVEL Alajuela, Costa Rica	UNIVERSIDAD DE COSTA RICA
54. EUSEBIO VELAZQUEZ	S.A.R.H. Reforma 35-Mezanine Col. Centro México 4, D. F. Tel. 546-63-93

DIRECTORIO DE ASISTENTES AL CURSO: INTRODUCCION A LAS
MINICOMPUTADORAS, DEL 6 AL 28 DE JULIO DE 1979.

<u>NOMBRE Y DIRECCION</u>	<u>EMPRESA Y DIRECCION</u>
55. ENRIQUE ZARATE LEYVA	S.A.R.H. Reforma 69-9° piso Col. Centro México 1, D. F. Tel. 535-65-95
56. FRANCISCO JAVIER ZAVALA MORALES Manuel Ma. Flores # 149-A Col. Obrera México 8, D. F. Tel. 578-00-01	COMPANIA MEXICANA AEROFOTO, S.A. 11 de Abril 338 Col. Escandón México 18, D. F. Tel. 516-07-40 ext. 126
57. FRANCISCO ZAVALA ZAVALETA Calz. Vallejo 583 Col. Magdalena de las Salinas México 15, D. F. Tel. 567-44-79	C.P.N.H. Tepic No. 40 Col. Roma México 7, D. F. Tel. 584-08-23
58. BERNARDO ZENDEJAS MORALES Calz. de la Viga 1416-E 108 Col. Sifón México 8, D. F.	D.I.F. Amores 1240 Col. Del Valle México 12, D. F. Tel. 559-91-29