

#### centro de educación continua división d e estudios superiores facultad d e

ingeniería,



# A LOS ASISTENTES A LOS CURSOS DEL CENTRO DE EDUCACION CONTINUA

Las autoridades de la Facultad de Ingeniería, por conducto del Jefe del Centro de Educación Continua, Dr. Pedro Martínez Pereda, otorgan una constancia de asistencia a quienes cumplan con los requisitos establecidos para cada curso. La's personas que deseen que aparezca su título profesional precediendo a su nombre en el diploma, deberán entregar copia del mismo o de su cédula profesional a más tardar el SEGUNDO DIA de clases, en las oficinas del Centro, con la señorita Barraza, encargada de inscripciones, de lo contrario NO será posible. 🔻

El control de asistencia se efectuará a través de la persona encargada de entregar notas, en la mesa de entrega de material mediante listas especiales. Las ausencias serán computadas por las autoridades del Centro.

Se recomienda a los asistentes participar activamente con sus ideas y experiencias, pues los cursos que ofrece el Centro están planeados para que los profeso res expongan una tesis, pero sobre todo, para que coordinen las opiniones de to dos los interesados constituyendo verdaderos seminarios.

Es muy importante que todos los asistentes llenen y entreguen su hoja de inscrip ción al inicio del curso. Las personas comisionadas por alguna institución deberán pasar a inscribirse en las oficinas del Centro en la misma forma que los demás asistent es.

Con objeto de mejorar los servicios que el Centro de Educación Continua ofrece. se hará uha evaluación del mismo a través de un cuestionario diseñado para emitir juicios anónimos por parte de los asistentes; esto se hará al finalizar el curso.

ATENTAMENTE

ING. SALVADOR MEDINA RIVERO COORDINADOR DE CURSOS ABIERTOS



 $\bigcirc$ 



# CURSOS DE MAESTRIA Y DOCTORADO

La División de Estudios Superiores de la Facultad de Ingeniería, UNAM, efrece las siguientes Alestrías y Dectorados:

# Naostrias

Doctorades

Control Medinica
Electrónica Medinica do Suclos
Estructuras Petrolera
Hidránica Potencia
Flancación
Operaciones Sanitaria
Medinica téórica y

Estructuras
Himmindica
Modánica de Sucios
Modánica Teórica y
Aplicada
Investigación do
Operaciones

Programa de actividades para el segundo semestre da 1976

Eximenes de admisión:

10, 11 y 12 do mayo

Inscripciones:

Aplicada

31 de mayo al 4 de junio

Iniciación de clases:


7 do junio

Requisitos de admisión

- a) Cumplir con una de las siguientes condiciones:
  - 1. Poseer título profesional en Ingeniería o en alguna disciplina afín a las maestrías que se ofrecen en la División, otorgado por la UNNI o por cualquier institución nacional o extranjera.
  - 2. Ser pasanto de la Facultad de Ingeniería, UNAM
- b) Aprobar los exámenes de admisión que se efectuarán en las fechas señaladas arriba.
- c) Presentar, dentro del período de inscripciones arriba mencionado. la documentación que so indica en el folleto de Actividades Académicas 1975 de la DESFI

Mayores informos: División de Estudios Superiores do la Facultad do Ingeniería, Apartado Postal 70-256, Giudad Universitaria, México 20, D. F. Tel.: 548-58-77

"POR MI RAZA HABLARA EL ESPIRITU"
Cd. Universitaria, febroro 3. 1976





# centro de educación continua división de estudios superiores

división de estudios superiores facultad de ingeniería, unam



# APLICACION DE MINICOMPUTADORAS



NOVIEMBRE DE 1976.

bulluca: 0, 10,00 2 ( 

別知のごこと 

# CHAPTER 1

# INTRODUCTION TO MINICOMPUTATION

## A NEW TOOL OF EXTRAORDINARY POWER

- 1-1. Where Computers Fit. Scientists and engineers describe, measure, interpret, and predict the outside world in terms of idealized mathematical models, which relate numerical quantities and truth values through various mathematical operations. Computers are physical systems designed to implement mathematical models and to automate their manipulation. Professional workers are likely to meet computers in the following roles:
  - 1. Numerical problem solving and data processing: This ranges from little slide-rule and calculator jobs to big number-crunching projects and includes design calculations, statistics, genetics calculations, book-keeping, etc. The end product may be scientific or clerical description, but, in the long run, calculations usually serve for making decisions.
  - 2. Storing, retrieving, sorting, and updating data: This is by no means restricted to numerical data only.
  - 3. Computer simulation: We use the convenient, easy-to-change "live mrathematical model" for experiments which might be slow, expensive, unsafe, or impossible with the real-world system or situation being simulated. Computer simulation serves the purposes of design, systems research, education, training, and play; simulation experiments or tests sometimes involve parts of real systems.
  - 4. "Real-time" or "on-line" computing devices serve as components of control and instrumentation systems to:
    - (a) Implement desired mathematical relations between physical variables (e.g., function generation, filtering, prediction, optimization)

(b) Control timing and logical sequencing of operations and experiments

The latter types of operations are often combined with on-line record keeping (data logging) and data processing.

- 5. Real-time timing, switching, coding, and data storage in communication systems, especially in communications between digital computers and/or computer terminals
- 1-2. The Role of Small Computers. Conventional number-crunching calculations are traditionally performed by large digital computers operating in a batch mode, i.e., efficiently fed with a more or less continual and orderly sequence of things to do. In this type of application, experience appears to indicate that "throughput" (defined as the number of computer operations, in some specified mix, per unit time) increases better than proportionally with computer cost (*Grosch's law*), so that large computer systems are economical.

Other computer applications involve several users who would not like to wait for batch-processed results but need quick "conversational" input and output from multiple computer terminals. Again, control and instrumentation work is timed by the demands of real-world events. Large digital machines subject to such random service requests cannot afford to wait idly until action is required: they must be time-shared among multiple programs. Time-sharing operations can utilize the resources of ever larger (and thus presumably more efficient) computer systems. Time sharing also involves serious overhead costs resulting from communications with remote interfaces, from greatly complicated system programming, and from the many computer operations needed to swap and protect programs. We can, then, find applications where multiple small computers can neatly replace or complement large machines.

We will (quite arbitrarily) define a minicomputer as a digital computer whose "minimum configuration" (4,000 words of memory, teletypewriter) costs under \$20,000 and which usually employs short computer words (to 18 bits, Sec. 1-3) to represent data and computer instructions (see also Secs. 1-5 and 2-1); minicomputer cost is usually roughly proportional to word length. As we shall see, 16 bits can represent numerical data with enough precision for many applications, but clever utilization of the short mstruction words is the central problem of minicomputer system design (Sec 2-5 and Chap. 6). An n-bit instruction word can specify at most  $2^n$  different instructions.  $2^{16} = 65,536$  looks like a very large number of possible instructions, but many of these instructions must specify the source or destination of an operand in a computer memory having perhaps 8,000 locations. This need for address specification greatly reduces the effective number of different one-word minicomputer instructions

Nevertheless, even 8- and 12-bit immecompaters with tairly primitive instruction sets are very versatile, since multiple instructions can implement extremely complex operations. Such machines now replace hard-wired special-purpose logic in many real-time applications such as operation sequencing timing, production testing, and data logging. Custom-designed hardware is then replaced by the quantity-produced minicomputer, which can be programmed and reprogrammed for a huge variety of different applications and new con? Cons.

Minicomputers are es, scially suitable for operations involving external real-world devices (Fig. 1-2 and Chap. 7) because:

- 1. Many jobs of this type do not require elaborate processor circuits
- 2. We want no big expensive central processor standing idle during input/output operations

For precisely the same reasons, minicomputers can also relieve large digital computers of input/output and communications-handling chores.

Many of the more recent small processors are in no sense primitive (Chaps. 2 and 6). The truly revolutionary advance and acceptance of the newer minicomputers stems from the mass production of new integrated circuits, which have radically reduced processor and memory costs. We actually have a twofold effect:

- 1. Medium-scale integration (MSI) of multiple logic functions on small silicon chips permits inexpensive construction of very fast and remarkably sophisticated miniprocessors (Fig. 1-1)
- 2. Inexpensive and much faster core and semiconductor memories make it less painful to use extra instruction words for improved instruction sets and addressing schemes (Sec. 2-7 and Chap. 6).

These two developments have given astonishing capabilities to the new small machines. While the majority of minicomputers continue to serve as special-purpose computers in control, instrumentation, and communications, an increasing proportion are employed in general-purpose computation and simulation. Minicomputers work especially well with conversational terminals, graphic displays, and all kinds of instruments. Operating inefficiencies can be tolerated; a small computer can "belong" to a small group of researchers or engineers rather than to a computer-center bureaucracy, and it is possible to modify programs (and even hardware!) without collapsing a large organization.

The situation is *not* one-sided. A reasonable end-user installation might require not only a \$12,000 minicomputer but between \$10,000 and \$70,000 worth of computer *peripherals* (tape drives, disks, displays, printer, card reader—these are, unfortunately, not grown on monolithic silicon chips) Maintenance must be provided or paid for. Altogether, the economics of




Fig. 1-14 to c. Figure 1-1a shows a complete 16-bit digital computer for desk-top or rack mounting. The entire central processor, built with medium-scale-integrated-circuit chips, fits a single etched-circuit board, and so does each 4K memory module (b and c). The small machine, which can control (or receive information from) hundreds of external devices, has an instruction-cycle time of 800 nsec with a core memory or 300 nsec with a semiconductor memory (Data General Corporation).




Fig. 1-1c.




Fig. 1-1d. With two accumulators, an index register, and one of the most comprehensive instruction sets available the 16-bit Varian Data Machines 620L-100 costs only \$5,400 for the basic processor and 4K words of 0.95-µsec memory, each additional 4K words costs \$2,300 (Varian Data Machines)

multiple minicomputers verses large time-shared multiprocessors are always good for an extended argument and depend on the specific utilization of specific installations. Even so, the question merits frequent reexamination since, while minicomputers and their peripherals are becoming cheaper and more powerful, the same is true for the new multiprocessor computer utilities and their formidable system software. Data communication, moreover, is sure to be improved over the pitiful telephone-based systems of the early 1970s.

In any case, the inexpensive, small, and light minicomputer, with its dramatic versatility, is surely the world's finest toy for innovators and experimenters. It opens unheard-of horizons in control and instrumentation. On experimenters' desks or wheeled carts, in large and small factories, and in ships or aerospace vehicles, minicomputers permit intelligent automation of all sorts of operation-sequencing and data-gathering operations and generate convenient displays for human operators. Physical interfacing of small digital computers and much real-world apparatus is quite easy (Chap. 5). The larger job of computer programming for a wide variety of applications is simplified by new system and application software (Chaps. 3 and 4).

# DIGITAL-COMPUTER REPRESENTATION OF DATA AND TEXT

1-3. Binary and Digital Variables. While an analog computer represents problem variables by continuously variable physical quantities such as voltages or currents (Fig. 1-3a), a digital computer represents problem variables by physical quantities capable of taking only discrete and countable sets of values. Thus, the original "digital-computer user" long ago employed his fingers to count and add external objects, first up to five and then up to ten. The overwhelming majority of electronic digital computers, however, implements a binary representation in terms of basic variables which can take only two different states called (logical) 0 and 1. Most frequently, the state 1 is indicated by the presence of a voltage, usually 3 or 4 volts, on a line associated with a variable, while logical 0 is indicated by the absence of that voltage (Fig. 1-3b). Many other pairs of voltage levels, such as 0 and -3 volts or -1.75 and -0.5 volts, are also employed to represent 0 and 1.

Such binary variables, which involve only the presence or absence of a signal, are especially easy to generate, transmit, and store reliably. We pay for this great convenience, however: most problem situations or variables admit a much greater variety of possible states than just two and must, therefore, be labeled (represented) in terms of ordered combinations of binary variables. We must, then, develop binary codes which associate problem




Fig. 1-2. The minicomputer input output world

states, messages, or numerical quantities with corresponding digital words, i.e., ordered sets of binary variables. Such codes may differ for different applications. In Fig. 1-3c, four binary variables specify which of four circuits is energized, while in Fig. 1-3d two binary variables control the same situation.

It is, of course, especially important to represent real numbers in terms of binary variables. In general, a real integer m will require at least  $\log_2 m$ 




Fig. 1-3a. Simple analog computation. The summing network produces the output voltage  $Z = \alpha(X + Y)$  where X and Y are input voltages and  $\alpha = (R + Y)^{-1}$ 




Fig. 1-3b. Logic states represented by voltage levels in an elementary digital circuit




Fig. 1-3c and d. Two different binary representations of a switch setting energizing one of four circuits

Differentiation or bits, plus a sign bit to tell whether the integer is positive or negative (Secs. 1 + and 1-6).

It is common practice to designate an entire set of binary variables (which may or may not represent a numerical quantity) as a single digital variable. The different bits of such a digital variable may appear on parallel bus lines (parallel representation) and may be stored in a register like that of the toggle switches in Fig. 1-4a. The different bits of a digital variable could also follow each other in time as consecutive samples of a voltage waveform which can take the values corresponding to 0 or 1 (serial representation, Fig. 1-4b). Parallel representation, which can transmit all the bits of a word at the same time, is clearly faster and is most frequently employed in modern digital computers. Serial representation, on the other hand, simplifies long-distance data communication.




Fig. 1-4. Representation of the digital word 110! by simultaneous levels on a parallel bus (a) and by time 'serial pulses (b)

1-4. Digital-computer Representation of Numbers and Characters. (a) Binary Numbers. The *n*-bit binary word  $(a_0, a_1, \ldots, a_{n-1})$ , where  $a_k$  is either 0 or 1, can be interpreted as a one-to-one representation (binary code) for the nonnegative integers

$$X = 2^{n-1}a_0 + 2^{n-2}a_1 + \dots + a_{n-1}$$
  $0 \le X \le 2^{n-1} - 1$  (1-1)

The integers [Eq. (1-1)], in turn, constitute a numerical code for the *n*-bit words  $(a_0, a_1, a_2, \dots, a_{n-1})$ , whose original interpretation may not be numerical, e.g., a set of truth volues. Table 1-1 and Sec. 1-9 further describe the *n*-bit binary codes for regative integers and for fractions most commonly employed in digital-computer arithmetic.

(b) Octal and Mexadecimal Numbers. Binary words are convenient for machines but not for people. To obtain a nice shorthand notation, we split a given binary word into 3-bit groups (starting with  $a_{n-1}$ ) and write the binary number corresponding to each group as an octal digit between 0 and 7:

The resulting octal word  $(A_0, A_1, A_2, \dots, A_{m-1})$  represents the integer [Eq. (1-1)] in the form

$$X = 3^{m-1}A_0 + 3^{m-2}A_1 + \dots + A_{m-1}$$

$$0 \le X \le 2^{m-1} - 1; m < \frac{n}{3} + 1 \quad (1-2)$$

The code we have just defined will describe every binary word as a non-negative octal integer [Eq. (1-2)], even though the binary word may represent a negative number, a fraction, or a nonnumerical quantity such as a set of truth values or a text character. There is little need to learn octal complement codes for negative numbers since minicomputer assembly languages (Sec. 3-5) which accept negative octal integers automatically translate ordinary sign-and-magnitude notation, e.g.,

$$-400_8 = -256_{10}$$

into binary code (see also Sec 4-2). Computer output is usually in decimal form, except for some debugging and troubleshooting programs (Sec. 3-17). It is, however, useful to know the octal code for nonnegative pure fractions encoded in binary forms as  $(a_0, a_1, a_2, \ldots, a_{n-1})$   $(a_k = 0 \text{ or } 1)$  with a binary point implied ahead of the most significant bit  $a_0$  (Table 1-2).

TABLE 1-1 Binary Codes Representing Real Integers V by n-bit Words (and a as. )

Fig. 5.  $b_1 r_2 < d_{10} t$   $a_0$  is either 0 or 1  $a_0$  is the most sign from thit (MSB), and  $a_{2,2,1}$  is the least significant bit (LSB).

# **1.** Nonnegative Integers: $X = 2^{n-1}a_0 + 2^{n-2}a_1 + \cdots + a$ where $0 \le X \le 2^n + 1$

#### EXAMPLE (3 bits)

1.4

DICIMM	# BINNEY	DICINO	BINAP
0	1 000	4	160
1	(00)	5	101
2	010	6	110
1	611	7	111
			ţ

This is the conventional binary code used in most minicomputers. Many other codes exist In particular in the Gr. viole (Ref. 6) only one binary digit changes each time V is incremented, this is useful for encoding certain instrument outputs.

Binary decimal conversion is easiest with decimal octal tables (Table A-3) or use the "doubling and dabbling" recursion (Ref. 4)  $X = X_{n-1}$ , where  $X_0 = a_0$ ,  $X_1 = 2\lambda_{n-1} + a_n$ , and  $i = 1, 2, \dots, n-1; eg$ 

$$a_i \to 1 \quad 0 \quad 1 \quad 1$$
  
 $X_i \to 1 \quad 2 \quad 5 \quad 11 \qquad X = 11$ 

- 2. Signed Integers (positive, negative, or zero). The sign bit  $a_0$  is 0 for  $X \ge 0$  and 1 for X < 0
- (a) Sign-and-magnitude Code:  $X = (-1)^{a_0}(2^{n-2}a_1 + 2^{n-3}a_2 + \cdots + a_{n-1})$ , where  $1-2^{n-1} \le X \le 2^{n-1}-1$  There are two binary representations of 0 000 and 100 This can cause complications, e.g., in statistical work. This code is often used in digital
- (b) 1s-complement Code:  $X = (1 2^{n-1})a_0 + 2^{n-1}a_1 + 2^{n-3}a_2 + a_{n-1}$ , where  $1-2^{n-1} \le X \le 2^{n-1}-1$  Negative integers X are coded into unsigned integers  $(2^n - 1) + X = (2^n + X) - 1$  There are two binary representations of 0, 000 and One obtains the code for -X very simply by complementing each bit. This code is used in a few arithmetic units
- (c) 2s-complement Code:  $\Lambda = -2^{r-1}a_0 + 2^{r-2}a_1 + 2^{r-3}a_2 + a_{n-1}$ , where  $-2^{n-1} \le X \le 2^{n-1} - 1$  Negative integers X are coded into unsigned integers  $2^n + X$ It has a unique 0 and simple arithmetic To obtain code for -X, complement every but and add I LSB It is used in binary counters and in almost all minicomputers

#### EXAMPLES (4 bit co les)

DEC	MAI.	SIGN-AN	O-MAGNITUDE	15-0	OMPLIMENT	25.0	OMPLI MENT
-	7	0	1 1 1	0	1 1 i	0	1 1 1
•	6	0	110		1 1 0		1 1 0
	3	0	0 1 1	0	0 1 1	0	011
-	2	0	0 1 0	0	0 1 0	0	0 1 0
4	ī	0	0 0 1	0	0 0 1	0	0 0 i
+	0	0	0 0 0	0	0 0 0	17 0	000
-	0	1	0 0 0	1	1 1 1	١	
-	1	1	0 0 1	ı	1 1 0	1	1 1 1
	2	1	0 1 0	ł	101	1	1 1 0
	3	) t	0 1 1	1	100	1	101
	6	1	1 1 0	1	001	1	0 1 0
_	7	1	[ 1 1 1	1	000	1	0 0 1
	! 8	<u> </u>				1	000

TABLE 1-1. Binary Collis Representing Real Francisco V by well Words Collis

Fach binary dign as is either 9 or 1. 40 is the most significant sti (MSB), and consist the leas' significant bit (LSB)

1. Nonnegative Fractions:  $X = \frac{1}{2}a_1 + \frac{1}{2^2}a_2 + \cdots + \frac{1}{2^n}a_{n-1}$ , where  $0 \le X \le 1 + \frac{1}{2^n}$ 

EXAMPLE (3 b.ts)

DECIMAL
 ENGRY
 DECIMAL
 ENGRY

 0 000
 CCC
 
$$\frac{1}{3}$$
 = 0.500
 1.00

  $\frac{1}{3}$  = 0.125
 COC
  $\frac{1}{3}$  = 0.625
 1.01

  $\frac{1}{3}$  = 0.250
 0.10
  $\frac{1}{3}$  = 0.753
 1.10

  $\frac{1}{3}$  = 0.375
 0.11
  $\frac{1}{3}$  = 0.875
 1.11

2 Signed Fractions (positive, negative, or zero). The sign bit  $a_0$  is 0 for  $X \ge 0$  and 1 for X < 0

(a) Sign-and-magnitude Code:  $X = (-1)^{c_0} \left( \frac{1}{2} a_1 + \frac{1}{2^2} a_2 + \dots + \frac{1}{2^{n-1}} a_{n-1} \right)$ , where  $\frac{1}{2^{n-1}}-1 \le X \le 1-\frac{1}{2^{n-1}}$  There are two binary representations of 0 000 and 100

This may cause complications, e.g., in statistical work

(b) 1s-complement Code:

$$X = \left(\frac{1}{2^{n-1}} - 1\right)a_0 + \frac{1}{2^2}a_2 + \cdots + \frac{1}{2^{n-1}}a_{n-1},$$

where  $\frac{1}{2^{n-1}} - 1 \le X \le 1 - \frac{1}{2^{n-1}}$ . There are two binary representations of 0 000 ... and 111... One obtains the code for -X very simply by complementing each bit. This code is used in some arithmetic units

(c) 2s-complement Code:

$$X = -a_0 + \frac{1}{2}a_1 + \frac{1}{2^2}a_2 + \cdots + \frac{1}{2^{n-1}}a_{n-1},$$

where  $-1 \le X \le 1 - \frac{1}{2^{n-1}}$ . It has a unique 0 and simple arithmetic. To obtain code for -X, complement every bit and add 1 LSB. This code is used in almost all mimcompoters

#### EXAMPLES (4-bit codes)

DFCIMAL	SIGN-A	ND-MAGNITUDE	Is-co	MPLEMENT	25-001/27	ミソニヘア
$+\frac{7}{8} = +0.875$	0	1 1 1	0	1 1 1	0 ;	1 1 1
$+\% = \pm 0.750$	0	1 1 0	0	1 1 0	0	1 1 3
$+\frac{3}{5} = -0.3^{\circ}5$	0	0 1 1	0	0 1 1	0 }	0 1 1
$+\frac{7}{8} = +0.250$	, 0	0 1 0	0	0 1 0 '	0 ;	0 1 0
$+\frac{1}{16} = +0.125$	0	0 0 1	0	0 0 1 1	0	0 0 1
-0	0	0 0 0	0 '	0001)		
- 0	1	0 0 0	i i	111;}	0	0 0 0
-½ = -0 125	1	0 0 1	1	1 1 0 '	1 (	1 1 1
$-\frac{2}{16} = -0.250$	. 1	0 1 0	1	101'	1 1	1 1 0
$-\frac{3}{4} = -0.375$	; ; )	0 1 1	1	1 0 0	1	1 0 1
$-\frac{6}{8} = -0.750$	1	110	1	0 0 1	1	0 1 0
$-\frac{7}{4} = -0.875$	! ti	1 1 1 1	1	0 0 0	1 1	0 0 1
- 1	1 _	'		-	1	0 0 0

We again start 3-bit groups at the implied binary point, i.e., proceeding to the right from  $a_0$ :

so that

$$X = \frac{1}{2}a_0 + \frac{1}{2^2}a_1 + \dots + \frac{1}{2^n}a_{n-1}$$

$$= \frac{1}{8}A_0 + \frac{1}{8^2}A_1 + \dots + \frac{1}{8^n}A_{m-1} \qquad 0 \le X \le 1 - \frac{1}{2^n}; \quad m \le \frac{n}{3} \quad (1-3)$$

Decimal-octal-decimal conversion is defined by Eqs. (1-2) and (1-3) but is usually done with the aid of conversion tables (Appendix). Octal-number representations work perfectly well even if the given word length n is not divisible by 3. Note, however, that the octal-integer code for nonnegative pure binary fractions is identical with the octal-fraction code if and only if the word size is divisible by 3. For this reason, our Appendix presents an octal-fraction conversion table as well as an octal-integer conversion table.

Hexadecimal notation similarly divides each binary word into 4-bit groups labeled with hexadecimal digits (Table 1-3):

$$a_0 \to \underbrace{1 \quad 0}_{2} \quad \underbrace{1 \quad 0 \quad 0 \quad 1}_{9} \quad \underbrace{1 \quad 1 \quad 1 \quad 0}_{E} \quad \underbrace{0 \quad 1 \quad 0 \quad 0}_{4} \quad \underbrace{0 \quad 0 \quad 1 \quad 0}_{2} \quad \text{(integer)}$$

Octal-integer arithmetic, useful for "manual" work with binary operations (design, programming, see also Sec. 4-2) is easy to learn for those used to decimal arithmetic. We simply carry or borrow at 8 instead of 10 and learn a simple multiplication table. Especially for occasional use, octal numbers are probably easier to live with than hexadecimal numbers. But the latter are widely accepted in applications involving communications and/or IBM 360/370 computer systems. This is because representation of the 8-bit words or partial words (bytes) used for alphanumeric characters (Sec. 1-4d) requires three octal digits but only two hexadecimal digits:

$$10110010_2 = 262_8 = B2_{16}$$

Conversion and arithmetic tables for both systems will be found in the Appendix (Tables A-1 to A-6)

TABLE 1-3. Hexadecimal Notation.

Hexadecimal	Birth	Decima
0	0000	0
1	0001	1
2	0010	2
3	<b>C</b> 011	! 3
4	0100	1
5	0101	5
6	0:10	6
7	0111	7
8	1000	8
9	1001	9
A	1010	10
В	1011	11
- <b>C</b>	1100	12
D	1101	13
E	1110	14
F	1111	15

(c) Parity Checking. In the course of a digital program, thousands or millions of digital words are transferred between the processor, the computer memory, and external devices. To improve reliability at the expense of some extra circuits, we can augment each n-bit word with an extra (redundant) parity bit which is made to equal 1 if and only if the number of 1s in the n information bits is odd. We can then check for even parity (even number of 1s) over all n + 1 bits to detect errors in  $1, 3, 5, \ldots$  bits (including the parity bit) and stop or repeat the operation as needed Errors in  $2, 4, \ldots$  bits will remain undetected but are much less likely than 1-bit errors. Related checking methods apply to transfers of long lists of words (Sec. 3-10).

Parity checks for memory and interface transfers are recommended for critical applications, especially where a computer system is unattended. Note that simple parity checking does not check arithmetic or logic errors. Many end-user minicomputers operate satisfactorily without memory-transfer parity checks.

(d) Alphanumeric-character Codes. Computer input/output and digital data transmission, manipulation, and storage require by any coding of alphanumeric-character strings representing text, commands, numbers, and/or code groups. We use one binary word, or a byte, for each character—4 bits  $(2^4 = 16)$  are enough to encode the 10 numerals 0 to 9 (binary coding of decimal numbers, Sec. 1-4c). The 26 letters of the alphabet (uppercase only) and the 10 numerals, plus some mathematical and punctuation symbols, can be squeezed into a 6-bit code  $(2^6 = 64)$  if resources are scarce; Table A-11 shows an example of such a code. Most minicomputer applications will employ a 7-bit code with an added 8th bit for parity checking (Sec. 1-4c). Table A-9 shows the ASCII code (American Standard Code for Information

1-5

Interchange), which admits uppercase and lowercase letters, numerals, standard symbols, control characters for printers and communication links (tab, line feed, form feed, rubout, end-of-message, etc.) and still has room for extra agreed-on symbols and control characters ( $2^7 = 128$ ). A similar 8-bit code is the EBCDIC code used by the IBM Corporation.

8- and 16-bit minicomputers neatly handle one or two ASCII-character bytes in a computer word. Perforated paper tape also has eight-hole columns fitting 8-bit bytes (Fig. 3-5a). 12- and 18-bit machines must pack successive 8-bit characters into multiple words through rather uncomfortable packing

TABLE 1-4. Some BCD Codes. (See Ref 6 for special applications)

Decimal	8, 4, 2, 1	Excess-3 (8, 4, 2, 1, code for x + 3)	2, 4, 2, 1
0	0000	0011	0000
1	0001	0100	0001
2	0010	0101	0010
3	0011	0110	0011
4	0100	0111	0100
5	0101	1000	1011
6	0110	1001	1100
7	0111	1010	1101
8	1000	1011	1110
9	1001	1100	1111

operations (Fig 1-17d): 6-bit character sets are more convenient for such machines but may not have enough characters.

(e) Binary-coded-decimal (BCD) Numbers and Other Number Codes. Table 1-4 shows some binary-coded-decimal (BCD) codes which express numerical data in terms of strings of 4-bit character codes corresponding to decimal digits. As an example, the 8, 4, 2, 1 BCD code encodes each decimal digit into the corresponding binary integer:

The numbers 8, 4, 2, 1 are the "weights" assigned to the binary bits defining each decimal digit. Some business-oriented computers employ BCD-coded arithmetic circuits, but this is not economical for general-purpose minicomputers (4 bits can specify 16 binary numbers, but only 10 BCD numbers). Thus, BCD circuits serve mainly in numerical displays, printers, and counters used directly by 10-fingered bipeds.

A large number of other number codes, both with and without redundant check bits have been used. In particular, the Gray code (reflected code, Ref. 6) serves in some analog-to-digital converters (especially shaft encoders) where it is desirable to switch only 1 bit at a time during up or down counting operations.

Conversions between different coding schemes are important computer operations and are implemented both by hard-wired logic and by computer programs. Coding schemes for punched cords and for punched tapes are illustrated in Fig. 3-5.

1-5. Choice of Word Length and Data Format. (a) Word Length. Existing minicomputers are 8-bit, 12-bit, 16-bit, or 18-bit machines, we will arbitrarily eliminate 24-bit computers from the minicomputer classification. Intuitively, the number of bits quoted refers to the length of the most frequently used data word and thus to the number of bits in the main arithmetic registers. This interpretation has become somewhat blurred because software and/or microprogramming easily permits, say, an 8-bit computer to operate with composite 16-, 24-, or 32-bit words. Such an 8-bit machine may well have one or more 16-bit registers and can use singleword or multiple-word instructions. Again, modern 16-bit minicomputers can often address and fetch 8-bit half-words (bytes) as well as 16-bit words. We will speak of an n-bit computer if the main data paths (buses) connecting memory, processor circuits, and external devices are parallel n-bit paths (not counting extra bits used for parity checks and memory protection, Sec 2-15) Advertising literature should be read somewhat critically in this respect

Since computation with, say, a 4K memory can take 12 bits for addressing alone, most minicomputers with meaningful instruction sets require some double-word instructions, usually implied or disguised by indirect or relative addressing (Sec. 2-7). Depending on the application, longer word length may mean fewer double-word instructions and thus save memory and time Clever design of short-word instruction sets is the central problem of minicomputer architecture and will be discussed in Chap. 6 We now consider the choice of data-word length

In minicomputers serving largely as *logic controllers* rather than as arithmetic processors, word length need not be determined by numerical precision. Where speed is not important, any number of, say, relay closures can be controlled and/or sensed through *successive* 8-bit words. But there are also applications where an 18-bit word length (rather than 8, 12, or 16 bits) is just the thing to simplify control interface, program, and memory requirements.

In judging the data-word length to be used in fixed-point numerical computation, remember that minicomputers do not perform a true roundoff to the least significant digit. Instead, they effectively reduce the missing

1-5

17

digit to a zero (they "chop" or "truncate" the missing digit), so that the resulting 2s-complement number will never be larger than the correct quantity. It follows that even with 18-bit data words, fixed-point sums of, say, 1,000 terms, such as are frequently encountered in numerical integration or statistical averaging. must be computed with double-precision arithmetic if we actually want 18-bit accuracy; up to 10 of the least significant bits might be meaningless.<sup>1</sup>

- (b) 8-bit Machines. 8 bits (i.e., a resolution of 1 in 256) will not permit very accurate single-precision arithmetic, although very useful logic operations (say in industrial controllers) are possible. Multiword instructions and operations, however, permit powerful 16-, 24-, and even 32-bit computations (at reduced speed) with many 8-bit machines, especially with microprogramming (Sec. 6-13). Another very important application of 8-bit minicomputers is the manipulation, storage, recognition, and recoding of 8-bit alphanumeric characters; note that 8 bits are just right for an ASCII character with parity bit or for two BCD digits (Sec. 1-4).
- (c) 12-bit Machines. 12-bit data words can accommodate the 1 in 4,000 resolution of medium-accuracy instruments (within 0.1 percent of half-scale and sign), although the results of 12-bit arithmetic will rarely have 12-bit accuracy.

As minimum-size data processors, 12-bit computers (more specifically the Digital Equipment Corporation's PDP-8 series) spearheaded the minicomputer revolution with enormous success at a time when the additional logic required for a 16-bit machine was still fairly expensive. The success of the PDP-8 has produced so much valuable software that new PDP-8-type 12-bit machines are produced not only by DEC but also by other manufacturers, with prices reduced to below \$5,000 for the processor and a 4K-word memory.

- (d) 16-bit Machines. Since the advent of low-cost integrated-circuit processor logic, 16-bit minicomputers have become the predominant type. Longer 16-bit instruction words permit the design of exceedingly sophisticated minicomputer architectures (Chap. 6). The second significant advantage is the ease with which two 8-bit ASCII bytes can be packed into a single 16-bit word; separate byte addressing and manipulation is possible in many 16-bit machines (Sec. 2-13).
- (e) 18-bit Machines. The most successful 18-bit minicomputers have been the Digital Equipment Corporation's PDP-7/9/15 series, which have relatively simple instruction sets and employ the extra word length for direct addressing of as much as 8K of memory. Other computer designers prefer to use extra instruction bits for addressing multiple processor registers

(Sec. 2-8). ASCII-character packing is either clumsy or wasteful with 18-bit words, but suitable packing and unpacking routines exist. Cathode-ray-tube or xy-recorder displays of fair resolution (512 by 512 points) can be very conveniently driven with 18-bit data words packed with 9-bit X and Y coordinate values; this arrangement halves both refresh memory and refresh time (Sec. 7-9)

(f) Data Formats. Figure 1-17 illustrates typical data formats used to code fixed-point binary numbers, floating-point numbers, and alphanumeric characters into 8-bit, 12-bit, 16-bit, and 18-bit words. Instruction formats are shown in Sec. 2-5 and in Chap. 6.

# DIGITAL OPERATIONS: LOGIC AND ARITHMETIC

1-6. Logic Operations. The reasons for the explosive success of computers with binary variable representation are not only the ease of binary-data storage and transmission but also the remarkable simplicity, rehability, and




Fig. 1-5. Generation of a Boolean function Y of n inputs  $X_1, X_2, \dots, X_n$ 

low cost of the basic operations on binary variables. Figure 1-5 shows a "black box" whose output Y is a binary (Boolean) function  $F(X_1, X_2, \ldots, X_n)$  of n binary input variables  $X_1, X_2, \ldots, X_n$ . Since each input can take only two different values, there are  $2^{2^n}$  different Boolean functions of n inputs. We can characterize each Boolean function by a simple table (truth table) showing the function values for all possible combinations of argument (input) values (Fig. 1-7).

We would like to implement many different operations like that of Fig. 1-5 with electrical circuits, inputs and outputs will be voltage levels corresponding to 0 and 1 (Sec. 1-1). Fortunately, all Boolean functions can be obtained through combinations of simpler functions. The simple one- and two-input functions of Fig. 1-6 will be more than sufficient, and all can be realized with readily available integrated circuits (logic inverters and gates).


The elementary Boolean operations of complementation (inversion), logical addition (union, ORing), and logical multiplication (intersection, ANDing) combine according to the rules of Boolean algebra listed in Table 1-5a. The table also illustrates how these rules are used to obtain useful

<sup>&</sup>lt;sup>1</sup> The situation is somewhat better in statistical averaging because we can subtract the expected value of the chopping error out of our result. Note, however, that the chopping-error tarrance still adds to the variance of our statistical estimate.

TABLE 1-54 Very Little Logic Goes a Long Way, Gate Circuits (Combinatorial Logic


1. Basic Gates and Troth Tables. The basic logic gates imple cent simple functions of binary various. Even gate function is defined explicitly by a nucleitable bisting the gate output for all complete for soft inputs.

NAND and NOR gates also serve as *logic inverters* complementing a single input (1 becomes 0, and vice versit)



NOTE: In some types of logic gate outputs can be ORed together

2. Inverters. NAND and NOR gates also serve as logic inverters for complementing a single input. We use the following inverter symbols.



Some gates have two complementary outputs, and some logic modules provide gates with inverting inputs.

3 The Rules of Boolean Algebra. When we proceed to combine simple logic functions into more compressed functions of more variables, we find that the combinations satisfy the following rules of Boolean algebra. These rules are established by a simple combination of the basic truth tables. The rules may be applied to simplify logic circuits (logic optimization).

$$A + B = B + A$$

$$AB = BA$$

$$A + (B + C) = (A + B) + C$$

$$A(\widehat{L}C) = (B)C$$

$$A(B + C) = AB + AC$$

$$A + BC = (A + B)(A + C)$$

$$A + B = B \text{ if and only if } AB = A$$

$$A + B = B \text{ if and only if } AB = A$$

$$A + B = A + AB = A$$

$$A = A$$

$$A$$


TABLE 1-Sa. Very Little Logic Goes a Long Way. Gate Circuits (Combinatorial Logic) (Communel)

Every Boolean function is either identical to 0 or can be expressed as a in question of number polynomials (canonical minterns)  $Z_1Z_2 = Z_n$  where  $Z_1 \times e$  then  $X_1$  or  $\overline{X}_1$  (concertal form eq a Boolean function)

In view of de Morgan's layer every Brokenn function not identification to a ratio be expressed as a unique product of canonical maxterins  $Z_1 - Z_2 + \cdots + Z_n$ , where  $Z_i$  is charge  $X_i$  or  $\overline{X}_i$ . There are altogether, 21 numbers and 25 maxterms

These canonical forms show that every Boolean function can, in principle the implement a with two levels of logic gates (either ORing of AND-gate outputs of ANDing of OR-gate outputs). But the number of gates and for connections needed might be required decisively if wandnut some intermediate levels at the expense of extra time delay.


- 4. Examples of Combinatorial Logic. Combinatorial logic involves only gates (including inverters), no memory or delays.
- (a) NAND/NOR and NOR/AND Conversion (by de Morgan's theorem)




These conversion rules are useful when we have to work with specific commercially available components  $\stackrel{\cup}{}$ 

NOTE All combinatorial logic can be implemented with NAND gates alone, or with NOR gates alone

(b) Single-pole/Double-throw Switches.




(c) EXCLUSIVE OR (XOR, Modulo-two Adder).



NOTE: C = 0 indicates that A = B (coincidence detection)

Many other implementations exist

(d) Recognition Gates (Decoding Gates) for selecting devices identified by a binary addless code, for presetting counters, etc



20




Fig. 1-6. Figure 1-6a shows Boolean functions of a single input. Figure 1-6b defines the most important functions of two inputs by simple truth tables and shows commonly used symbols for the corresponding logic gates.

Boolean functions with simple gates. In particular, AND gates and inverters alone, NAND gates alone, or NOR gates alone can perform all Boolean operations. This is of great practical importance because some types of solid-state logic make it easier to implement NAND gates, while others lead to a preference for OR and NOR gates. Many commercially available logic systems also offer logic gates with more than two inputs, which are often convenient (Fig. 1-7).

A flip-flop is a 1-bit memory device for storing a binary variable; flip-flop registers are ordered sets of flip-flops for storing digital words. Table 1-5b defines each of the most useful flip-flop types by the method of data entry and shows two important applications (see also Secs. 1-7 and 5-3). Figure 1-8 shows how appropriately timed control pulses are used to parallel-transfer the contents of a flip-flop register to other registers.

Digital-computer arithmetic circuits will be designed as logic circuits operating on the bits of binary-number inputs to produce desired binary output numbers, with inputs, outputs, and intermediate results stored in flip-flop registers (Sec. 1-9).

Techniques for simplifying logic circuits (i.e., minimizing the number of gates and flip-flops, gate inputs, interconnections, and/or crossovers) form the subject of logic optimization for digital-system design (Refs. 1 to 5). Optimization of a large digital system, such as a complete computer, is





Fig. 1-7. Some mu'ti-input gates available to integrated-circuit form. Many other types exist


often itself done with the help of a digital computer. On the other hand, a researcher or engineer who merely wants to use a small digital computer, and to interface it to some real-world instruments and controls, will seldom require formal logic optimization. All we usually require is the material in Table 1-5, some reasonable common sense, and a nice collection of itsed logic circuits we can adapt and modify. Manufacturers' catalogs and application

#### TABLE 1-5b. Very Little Logic Goes a Long Way: Flip-flop Circuits.

1. Flip-flops. A flip-flop, here the familiar toggle switch, will stay in a given output stare (0 or 1) even after inputs have been removed. Flip-flops titus implement memory for binary variables and permit data storage and cutomatic sequential operations. (That is, logic states can determine the sequence of future logic states, as in data transfers, counting etc.) Although a somewhat bewildering variety of different flip-flops are sold, all are derived from a few simple types. Specifically, the basic reset/set (RS) flip-flop retains its output state through regenerative feedback until a new reversing input is applied. Other types of flip-flops add different input-gating circuits.




(a) Reset/set (RS) flip-flop. R=1 (level or pulse) resets (clears) the flip-flop (Q=0) until S=1 sets the flip-flop (Q=1) R=S=0 leaves output unchanged R=S=1 is illegal (indefinite output) or R=1 may override S=1. Multiple set inputs or multiple reset inputs are ORed together.




(b) General-purpose flip-flop with enabling gates. Many different types exist. Inputs may include inverting set and/or reset inputs multiple gate inputs, etc. Frequently, the lower reset input is designed to override all other inputs.


In some general-purpose flip-flops (diode, transistor logic, DTL), gates have ac-co-ipled impais which set or ruset the flip-flop when a voltage step (either up or down, depending on the type) is gated by a logic level.



(c) Another type of general-purpose tlip-flop. The two setgate inputs are ORed together. The inverted set and reset inputs require  $\bar{S} = 0$  to set and  $\bar{R} = 0$  to reset



(d) General-purpose flip-flop connected as a Jk flip-flop, which acts like an RS flip-flop except that J = K = 1 always reverses the output state With J' and K' connected  $(d_0s)_1$ lines), we have a T(trigger) flip-flop: For J=K=1, output reverses whenever T goes to 1



(e) Data/control (sometimes called type D) flip-flop. Output O takes data-input value when control input goes to 1-it acts as a binary sample-hold circuit It is important for jam transfer of data timed by control (strobe) pulses and in shift registers.


Dual-rank (master-slave) type D flip-flops are designed to establish a definite time interval between input and output steps

Consult manufacturers' logic manuals for exact logic fanout logic-level tolerances noise immunity, pulse duration, and step rise time required to trigger flip-flops, etc.

2. Important Flip-flop Circuits.

increment

decremen



I Count

COMP

possibility of parallel input through extra set and reset terminals

> (b) Simple binary counter Each counter flip-flop complements whenever its trigger 7 input changes to 1 Counter can be preset with S and R inputs

Carry

(up)

Carry

(down)




Fig. 1-8 Clear-and-strobe transfer into a flip-flop register (a) and jam transfer between registers (b) and (c) If the dual transfers in (b) or (c) are to take place simultaneously we can use dual-rails flip-flops to make sure that the old output of the first register is transferred before it is updated.

notes should be consulted for special tricks and precautions applicable to specific types of commercially available logic. Digital-computer interface logic will be discussed in Chap. 5.

1-7. A General Finite-state Machine. If we agree to admit logic-state changes only at discrete clocked time intervals  $0, \Delta t, 2\Delta t, \dots$ , then every sequential machine can be built from  $\lambda$  type D flip-flops (Table 1-5b) plus combinatorial logic (e.g., AND gates, OR gates, and projecters, or NAND gates, or NOR gates), as shown in Fig. 1-9 Each flip-flop output equals its logic-level




Fig. 1-9. A general clocked sequential machine. The given logic and the initial register contents  ${}^{0}X$  determine all subsequent flip-flop states  ${}^{k}X \equiv ({}^{k}X_{1}, {}^{k}X_{2}, \dots)$  and outputs  ${}^{k}Y \equiv$  $({}^{k}Y_{1}, {}^{k}Y_{2}, \dots) = Y({}^{k}X_{1}, k)$  through the recursion relations

 $^{k+1}X = F(^kX.k)$  k = 0, 1, 2, ...



inpo, at the time of the last clock-pulse upswing. Thus the A flip-flop outputs

$$X_i = X_i(k|\Delta_i) \qquad i = 1, 2, \dots, N$$

are Boolean state variables defining the state of our system during the kth clock interval. Given the N initial values X(0), all future states are determined by the N recursion relations (Boolean difference equations, state equations).

$$X_{i}[(k+1)\Delta t] = F_{i}[X_{i}(k\Delta t) X_{i}(k\Delta t) - X_{i}(k\Delta t)\lambda] \qquad i = 1, 2, \dots, N, k = 0, 1, 2, \dots$$

where each  $F_i$  is a Boole in function of the  $X_i$ . The M system outputs  $Y_i(k|\Delta t)$  are also Boolean functions of the state  $x_i$  rables  $X_i(k|\Delta t)$  and may, like the  $F_i$ , depend explicitly on the time variable k

In an actual digital computer, the state-determining flip-flops in Fig. 1-9 will be grouped into processor and memory registers containing numerical and control information

1-8. Fived-point Arithmetic and Scaling. Minicomputer data registers hold 8-bit, 12-bit, 16-bit, or 18-bit data words. It is also possible to concatenate two or more such words for double or higher precision (Fig. 1-17). We have seen how a binary word can represent an integer (Table 1-1) or a fraction (Table 1-2). In principle, a binary computer word  $(a_0, a_1, a_2, \ldots, a_{n-1})$  could also represent a nonnegative binary number of the more general form

$$X = 2^{r} \left( \frac{1}{2} a_0 + \frac{1}{2^2} a_1 + \dots + \frac{1}{2^n} a_{n-1} \right) \qquad 0 \le X \le 2^{r} - 2^{r-n} \quad (1-4)$$

with a binary point implied ahead of  $a_r$  (if r < 0, we imply 0 digits  $a_r$ ,  $a_{r+1}$ , ...,  $a_{-1}$  between the binary point and  $a_0$ , as in X = 0.00101). An analogous generalization applies to signed (positive or negative) numbers. With such representations, we must keep track of the exponent r determining the binary-point location throughout the computation; in particular, terms in a sum or difference must have the same r. Floating-point arithmetic programs or circuits (Secs. 1-10 and 6-12) employ some or all the bits in an extra register to specify the exponent r and compute exponents separately at each step of the computation at considerable expense in either computing time or special hardware

With fixed-point arithmetic, it is best to consider all numerical quantities in computer registers and memory as either integers or pure fractions (Tables 1-1 and 1-2). We propose to employ integers (which may be positive, negative, or zero) only to represent actual real integers used in counting, ordering, and addressing operations. All other real numerical quantities X in the computer will be regarded as signed or unsigned pure fractions (-1) machine unit 0 < X < 1 machine unit) proportional to corresponding quantities X occurring in the given problem:

$$X = \begin{bmatrix} a_x & y \end{bmatrix} \tag{1-5}$$

Each bracketed quartity  $[a_x \ x]$  is a scaled machine variable representing

the corresponding problem variable x in the computer. It is concenient to restrict the scale factors  $a_{\lambda}$  to integral powers of 2

For best accuracy in fixed-point computations, we try to pick each scale factor  $a_x$  as the largest (positive, negative, or zero) integral power of 2 which will still keep the machine variable  $\begin{bmatrix} a_x & x \end{bmatrix}$  between -1 and +1.

$$a_x = \frac{1}{2^r} < \frac{1}{\max|x|} \tag{1-6}$$

Unfortunately, bounds for max |x| are not always known ahead of time, so that we may pick too small or too large scale factors. Too small scale factors waste computer precision. Too large scale factors cause overflow of the corresponding computer variables, which makes the computation invalid. Digital computers have flip-flops (flags) which set to indicate overflow in arithmetic operations. These flags will not stop the computation by themselves but must be tested by programmed instructions (Secs. 2-10 and 2-11).

To scale mathematical relations for any given problem, we simply express each problem variable x in terms of the corresponding scaled machine variable  $[a_x \ x]$ :

$$x = \frac{1}{a_x} [a_x \quad x] \tag{1-7}$$

Our scaling procedure is best exhibited through an example

EXAMPLE Scale

given

$$y = ax + bx^{2}$$
  
 $a = 10$   $b = 0.05$   $-7 \le x \le 19$ 

Since multiplication consumes more computer time than fixed-point addition, we reviete

$$x = x(a + bx) = xz$$

We must scale the intermediate result z = a + bx as well as v, substitution yields |z| < 11 < 16 and |v| < 256 Now we simply replace a, b, x/z, and y/by

$$16\left[\frac{a}{16}\right]$$
.  $\frac{1}{16}\left[16b\right]$ .  $32\left[\frac{\mathbf{r}}{32}\right]$   $16\left[\frac{z}{16}\right]$ . and  $256\left[\frac{z}{256}\right]$ 

where the bracketed quantities are muchine variables between -1 and +1. We thus find the scaled machine equation

$$\left[\frac{x}{256}\right] = 2\left[\frac{x}{32}\right] \left\{ \left[\frac{a}{16}\right] + \frac{1}{8} \left[16b\right] \left[\frac{x}{32}\right] \right\}$$

which is easily checked against the given problem equation through cancellation of scale factors. Note that our computation intolics only scaled machine variables and including factors  $2^{\circ}(r=0,\pm 1,\pm 2,\ldots)$  corresponding to simple signed-shift operations (Sec. 1-9b).

O, r scaling procedure, as it were, keeps track of the correct exponents r in Eq. (1-4) outside of the computer

Although fixed-point computation requires us to program with scaled variables, we may not have to bother with the job of scaling reams of machine input and, or output data. Entering and printing arabic numerals requires some computation (translation to and from binary numbers) in any case, and it is usually readily possible to incorporate scaling operations in such input/output programs (Sec 5-27).

1-9. Some Binary-arithmetic Operations. (a) Addition, Subtraction, and Overflow. As discussed in Sec. 1-8, we will consider all fixed-point binary numbers as signed or unsigned integers and pure fractions; 2s-complement coding is most common.

The half-adder (modulo-2 adder) of Fig. 1-10a is a logic circuit for adding one-digit binary numbers and is seen to involve an XOR circuit. For multidigit addition, e.g.,

each bit-by-bit addition can generate a carry bit, which must be added to the next-higher-order digit. This is accomplished by the full-adder scheme of Fig. 1-10b. Figure 1-10c shows a complete three-digit binary adder made up of three full-adders.

Such adde, s will produce correct results with signed numbers (2s- or 1s-complement code) if we follow these simple rules:

- 1. With 2s-complement arithmetic, simply add as though words represented nonnegative numbers, and disregard sign-bit carries.
- 2. With 1s-complement arithmetic, add the sign-bit carry (if any) to the least significant digit ("end-around" carry).

#### EXAMPLES

1-9

DECIMAL (Integer)	2s-complement code	1s-complement code
6	0 1 1 1 0	0 1 1 1 0
6 7	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
-1	1 1 1 1	1 1 1 0
6	6 1 1 0	0   1 1 0 1 1
4	1 1 0 0	1 0 1 1
	0 0 1 0	
	discarded carry	→ "end-around" carry —

In simple adders like that of Fig. 1-10c, low-order carries must propagate ("ripple through") all the way to the highest-order bit before the sum output is complete. To ve time, one could, in principle, compute the result bit of each given order as a Boolean function of all summand bits of the same and





Fig. 1-10. Half-adder (a) full-adder (b) and a 3-bit adder with simple ripple-through carry propagation (c)

lower orders within two gate-delay times. Practical carry-lookahead circuits constitute various tradeoffs between circuit simplicity and speed (Refs. 1 and 3, and Fig. 1-11).

Minicomputer adders usually add a number in a processor arithmetic register (accumulator) to a number taken from memory (or from another register) and place the result into the accumulator (hence its name)

Fixed-point addition of two numbers produces arithmetic overflow if and only if.

- 1. Both terms of the sum have identical signs but the computed sum has a different sign
- 2. Or, equivalently, addition produces a carry out of the sign bit or out of the most significant bit but not both (that is, the EXCLU YE OR of these carries is 1).






Fig. 1-11. Complete 4 bit 3.71, arithmetic/logic unit on a single integrated-circuit chip (a) and c. 16-bit minicomputer arithmetic/logic unit with group carry lookahead using four such chaps (b). A 12-bit arithmetic/logic unit is also shown in dash lines. Bits marked  $\bar{Z}_i$ ,  $B_i$  on two input bases are combined to form output-but bits  $\bar{F}_i$ . Two function-control bits  $S_0$ ,  $S_1$  determine the function

XOR

AND

11

(b)

Maximum delay is 35 usee for 4 bits, 49 usee for 16 bits. Shifting would be done with register-gate circuits (ranchild Semiconductor)

SUBTRACT

dDD

00

10

The same reasoning applies to subtraction if we regard differences as sums of positive and/or negative numbers. Logic circuits can test summand and sum signs and set an overflow-flag flip-flop. Many minicomputers, however, do not have a true overflow flag but only a carry flag (accumulator-extension or link flip-flop), which is complemented by carries from the highest sum bit Overflow tests for negative numbers then require several programmed instructions (Sec. 4-8c).

Binary subtraction can utilize modified adder circuits (half-subtractors and full-subtractors with negative carries or "borrows," Ref. 1), or we may negate the subtrahend (Tables 1-1 and 1-2) and add.

Figure 1-11a illustrates the logic design of a complete 4-bit arithmetic/logic unit, which can implement the bit-by-bit AND and XOR functions as well as addition and subtraction. The entire circuit is a single integrated-circuit chip. Figure 1-11b shows how such circuits combine into 12-bit and 16-bit arithmetic/logic units.

(b) Shifting (see also Sec. 2-10b). The definition of binary-number codes (Tables 1-1 and 1-2) implies that shifting each digit of an unsigned 1s-complement or 2s-complement number 1 bit to the right will multiply the number by  $\frac{1}{2}$ , provided that the new leftmost bit equals the old sign bit or is 0 for unsigned numbers. The old least significant bit is lost (chopped rather than rounded off).

Conversely, each 1-bit shift to the left will multiply the original number by 2, provided that the new rightmost bit is made 0 for unsigned and 2s-complement numbers and equals the original sign bit for 1s-complement numbers. Such multiplication by 2 will produce overflow if and only if the most significant bit of the given number was 1 for positive numbers and 0 for negative numbers.

EXAMPLES (4-bit 2s-complement code)

0110 represents 
$$+6$$
 (or  $+\frac{6}{8}$ ) 1010 represents  $-6$  (or  $-\frac{6}{8}$ ) 0011 represents  $+3$  (or  $+\frac{3}{8}$ ) 1101 represents  $-3$  (or  $-\frac{2}{8}$ )

0110 and 1010 cannot be shifted left without overflow in this code (sign bit and most significant bit differ)

Digital computers employ shift operations for multiplication by integral powers of 2, and also to move partial words (bytes) in character-handling operations. Shifting could be accomplished with a shift register (Table 1-5b), but in most computers gate circuits like those in Fig. 1-12 move each bit of a word "sideways" during parallel register-to-register transfers.

(c) Binary Multiplication. One ordinarily computes the product of two n-bit binary numbers A and B as a 2n-bit number, so that no information is lost. This works nicely for *unsigned* integers or fractions.

and also for signed integers, say in 2s-complement code:

$$(-3) \times 3 = -9$$
 is represented by  $101 \times 011 = 110111$   
 $(-4) \times (-4) = +16$  is represented by  $100 \times 100 = 010000$ 

But if the n-bit multiplier inputs A, B and the 2n-bit multiplier output are interpreted as signed fractions (Table 1-2), then the multiplier output is




Fig. 1-12. Shifting (multiplication by 2 or 1/2) with register gates (multiplexer chips)

 $\frac{1}{2}AB$  (not AB). Thus, in 2s-complement code:

101 × 011 → 110111 represents 
$$\frac{1}{2}(-\frac{3}{4}) \times \frac{3}{4} = -\frac{9}{32}$$
  
100 × 100 → 010000 represents  $\frac{1}{2}(-1) \times (-1) = +\frac{1}{2}$ 

A fast multiplier for short words can use logic or table lookup to form product digits, but this is too expensive for minicomputer arithmetic. Instead, we proceed as in pencil-and-paper multiplication. We multiply the multiplicand by each multiplier digit in turn to form partial products, these are then multiplied by successive powers of 2 (i.e., shifted) and added

For simplicity, let us consider multiplication of unsigned integers Instead of shifting partial products, the computer adds the most significant partial product into a cleared 2n-bit register (actually two\_n-bit registers),

shifts the register contents to the left, adds the next partial product, etc. With binary numbers, each multiplier bit is either 0 or 1, so that each partial product simply adds either 0 or the given multiplicand. These operations are accomplished either through successive computer instructions (multiplicarron subroutine, software multiplication) or more quickly by hard-wired log.c

EXAMPLE (3 × 5 = 15) 
$$011 \times 101 \\ 000 - \\ 011 \\ 00111$$

(d) Division. Division subroutines or hardware employ a double-length dicides d and a one-word divisor. The result will be a one-word quotient plus a one-word remainder.

We again consider only unsigned integers or unsigned fractions. We begin by comparing the divisor with the high-order half of the dividend; the duision overflows (and is stopped as unsuccessful) unless the divisor is larger. No quotient bit is entered at this point.

The entire two-word dividend is next shifted 1 bit to the left, and the contents of the most significant register are again compared with the divisor. if it is still larger, we enter 0 as the most significant quotient bit and shift again; if not we enter I and subtract the divisor into the most significant dividend register and shift. We continue in this way (much as in pencil-andpaper division) until all quotient bits are computed. At this point, the most significant du idend register will contain the remainder; the least significant dividend register contains the (integral part of the) quotient.

EXAMPLE (15 - 7 =  $2\frac{1}{2}$ , 3-bit words)

Quotient: 0 1 0 Remainder: 0 0 1

For division of signed numbers, consult your computer manual as to the specific format used. Most frequently, the correctly signed quotient is left in the least significant dividend register, while the remainder, again in the most significant dividend register, is an unsigned number preceded by the sign of the airidend.

To compute scaled-fraction quotients X/Y of N-bit scaled fractions X, Y(Sec. 1-8) or, for that matter, of N bit integers X, Y with an N bit computer, simply place X into the most significant dividend register and clear the least significant dividend register. The desired signed or unsigned fractional quotient will be correctly produced in the form  $2^{-N}(2^{N}X/Y)$ 

1-10. Floating-point Arithmetic. (a) Floating-point Data Representation. Binary floating-point arithmetic represents each real number  $\lambda$  by  $\alpha$   $\phi$  binary numbers, an N-bit signed binary fraction (mantissa) A and an M-bit signed binary integer (exponent) R so that

$$X = A \times 2^R \tag{1-S}$$

The mantissa is usually represented in sign-and-magnitude code (Table 1-2). The exponent can be a 2s-complement integer (Table 1-1), some floatingpoint number representations do not use the exponent R itself but employ, instead, a nonnegative bissed exponent or characteristic

$$R = R + B \tag{1-9}$$

where B is an agreed-on positive integer. Typical minicomputer floatingpoint formats are shown in Fig. 1-17.

Floating-point number representation is not unique since, for instance,

$$0.10100_2 \times 2^9 = 0.01010_2 \times 2^{10} = 0.00101_2 \times 2^{11}$$

The first form, where the most significant binary digit of the (nonnegative) mantissa is a 1, is often defined as the normalized form of the floating-point number. A number is also considered normalized if the exponent is as small as possible and the absolute value of the mantisca is still less than  $\frac{1}{2}$ .

Some computer manufacturers (e.g., 1BM, Interdata, Data General) use a hexadecimal floating-point representation defined by

$$X = A \times 16^R \tag{1-10}$$

where A is a binary fraction and R is a binary integer (usually expressed in hexadecimal code, Sec. 1-4b). In this case, a properly normalized mantissa will have at least the magnitude  $\frac{1}{16}$ ; i.e., at least one of the four most significant bits of the positive fraction is a 1

Fortunately, most minicomputer users meet binary floating-point formats only when troubleshooting. Input/output is almost always in deciral floating-point format, usually in the E format familiar to FORTRAN users:

$$9.2734 \,\mathrm{F} + 92 = 9.2734_{10} \times 10^2$$

The floating-point representation [Eq. (1-8)] covers the range

$$-2^{2^{m-1}-1} < X < 2^{2^{m-1}-1}$$
 (1-1)

This range is usually so very large  $(2^{2^{M-1}+1} > 10^{38})$  for M=8, see also Fig. 4-17) that no scaling is necessary with most practicel problems. This truly dramatic advantage over fixed-point computation is paid for with either extra compating time or in ite expensive hardwate, and usually also with reduced precision per bit used to represent X (M bits are used for the exponent, which does not contribute "significant doits") Roundoff

3.4

35

errors can be multiplied by large factors  $2^R$  in some parts of a computation, so that a multidigit having-point result may be less accurate than it looks. In particular, municary after two-word floating-point formats have uncomfortably short mantissas. Unless you know exactly what you are doing, we recommend three- or four-word formats with 16- and 18-bit machines (Fig. 1-17). This applies especially where many terms are added, as in numerical integration and averaging.

Overflow of the floating-point range [Eq. (1-11)] is possible, but rare. Underflow (normalized exponent R below  $1 - 2^{M-1}$ ) will return X = 0 in most systems.

(b) Floating-point Operations. Floating-point addition and subtraction require the computer to perform the following—fairly involved—operations:

Compare exponents

Shift mantissa of smaller term so that both terms have equal exponents Add (or subtract) mantissas

Normalize result, check for overflow, return 0 on underflow

With floating-point arithmetic, multiplication and duision are rather simpler than addition and subtraction:

Enter with normalized data; multiply (or divide) mantissas—exit if 0 Add (or subtract) exponents; check for overflow, return 0 on underflow Normalize result

All these operations must be implemented with software (subroutines), with a microprogram (Sec. 6-13), or with optional hardware (floating-point arithmetic unit). We must also provide for the additional operations of "floating" fixed-point rembers and "fixing" floating-point numbers, and for decimal input/output. Suitable assembly-language subroutines will be found in computer manufacturers' software listings; floating-point hardware is discussed in Refs. 1 and 6.

# MEMORY AND COMPUTATION

1-11. Introduction. A computer memory is needed to store data and instruction sequences. In addition, a finite instruction set makes it necessary to compute and store intermediate results. In effect, each computer memory consists of a large number of binary storage registers (memory locations) each capable of storing a complete computer word, plus circuits to address a program-selected memory location for reading or writing a word.

To access a memory icoation, we place its number (memory address) in the memory address register. A "tree" of decoding gates (Table 1-5a) connected to the memory address register will then direct logic signals to read the selected memory word into the memory data register (memory buffer

register) or write a word from the memory data register into the selected memory location. The access time is the time needed to select and read. The write time required to select and write is often called cycle time, a memory cycle being the time required to read erase and write/rewrite in a imagnetic-core memory (Sec. 1-12).

The main memory of a minicomputer usually has between 1,000 and 32,768 words of magnetic-core, semiconductor or plated-wire storage with effective cycle times between 250 and 8,000 nsec (Secs. 1-12 and 1-13). As a compromise, inexpensive 800- to 3,000-nsec main memories can be supplemented by very tist (50- to 200-nsec) intermediate storage (scratchpad memories) in the form of flip-flop-register or semiconductor memories. In addition, we often add slow but inexpensive mass storage in the form of magnetic disks, drums, and tape (Chap. 3). These can store large programs and data blocks (up to millions of words) which are (one hopes) not immediately needed at all times, but which can be transferred to and from the main memory as need arises. We thus have a hierarchy of storage systems.

1-12. Core Memories. Most minicomputer main memories are core memories, which store individual bits by magnetizing toroidal ferrite cores in the 1 or 0 direction through a write-current pulse (Fig. 1-13a) To reed the information stored in such a core, one pulses the core in the 0 magnetization direction; if a 1 had been stored in the core, the resulting flux reversal would cause an output current pulse in a sense wire threaded through the core (Fig. 1-13b). To select only the cores associated with a specific word in the memory, we implement the read and write currents through superposition of select and inhibit currents in two or three wires threading each core (coincident-current selection, Figs. 1-13a and b). Figure 1-13c illustrates a typical core-memory word selection scheme (3D scheme), and Fig 1-13d shows the wiring of a typical bit plane; the sense wire is threaded through all cores in the plane in a pattern designed to cancel the effects of the half-select current pulses associated with unselected cores. At the expense of a little extra switching logic, the same bit-plane wire can be used for both inhibiting and sensing, so that only three wires need to be threaded through each core Reference 3 describes two different word bit arrangements for core memories (2D and  $2^{1}/D$ ).

Core storage is nonvolatile; i.e., the memory continues to store its contents even when computer power is off. Full-cycle times of typical minicomputer core memories are between 650 nsec and 8 µsec, half of which is the access time. As shown in Fig. 1-13b, core-memory readout is destructive; i.e., reading clears the addressed memory location; ordinarily, the word thus read into the memory data register is rewritten into core during the second half of the READ memory cycle. The cycle time of even a 650-nsec core memory is quite long compared to the 50- to 100-nsec clock-interval times

36




Fig. 1-13a and b. Consident-current writing and reading/erasing in a typical minicomputer core memory. (a) WRITING We start with all cores magnetized in the 0 direction. Writing a 1 into a given core (i.e. a given bit of a selected word) depends on three current pulses. Each of the two selections and the various X. Y must be one-half of the required magnetizing current (word selection) and the various X. Y must be one-half of the required magnetizing current (word selection) and the various of all words, belongs to a specific memory-date-register bit. (b) READING ERASING. The X-and Y-select wires are both pulsed with current in the 0 magnetization direction. This produces no change if the core is already magnetized in the 0 direction. If a 1-way stored, it will be erased and the flux reversal will cause a 1-pulse in the store-line. The letter common to all words, sets a specific memory-data-register bit via a scase amplifier.

of integrated-circuit arithmetic units. In larger digital machines with multiple core-memory banks, one can partially circumvent core-access delays by taking successive memory words from different memory banks; this permits rewriting in one bank to be overlapped with logic operations and memory accesses to other banks. Such memory-bank overlapping is taxely used with mimicomputers, which may have only a single memory bank altogether, but the possibility should not be overlooked (Sec. 6-9)




Fig. 1-13c. The cores belonging to a given word have the same V. It position in each bit plane Each plane has inhibit and sense lines associated with one memory-data-register ba




Fig. 1-13a. One bit plane of a 16-word 3D core-memory unit (H. Helierriem, Digital Computer System Principles, McGraw-Hill, New York, 1967)

Core-magnetization retention at temperatures much above 85°F requires either high-temperature core material or an automatic decrease of coredring currents with temperature. Typical minicomputer core memories can work at ambient temperatures up to 110 to 130°F; you should check this specification carefully against your application requirements.

With new monolithic sense and driver amplifiers and elever core-stringing techniques, core-memory manufacturers are still holding their own against the onslaught of new solid-state memories. Typical 16-bit 1-µsec minicomputer memories, including selection, driving, and sensing electronics, cost on the order of 2 to 5 cents/bit in 1K banks.

1-13. Semiconductor and Plated-wire Memories. With the advent of medium-scale and large-scale integrated circuits permitting fair manufacturing yields, all-electronic solid-state memories have become a reality. Semiconductor memories are smaller than equivalent core memories; they can be faster and consume less power, and, in the long run, semiconductor memories will probably be substantially cheaper (R of 23).

Bipolar-transistor static memories, which are essentially multiple flip-flop registers plus read/write/selection circuits, are directly compatible with

transistor/transistor or emitter-coupled logic and are very fast: read and write times below 50 nsec are readily possible. No rewriting after reading is needed (nondestructive readout, NDRO). Bipolar memories are fairly complex integrated circuits and are still expensive (of the order of 20 cents/bit in 1K banks). They are, therefore, used mostly in small "scratchpad" memories. Prices are expected to decrease to below 2 cents/bit as integrated-circuit yields improve.

MOSFET (metal-oxide-silicon field-effect transistor) semiconductor memories involve simpler integrated-circuit patterns and are cheaper than bipolar memories. While older MOSFET circuits needed level-changing amplifiers to supply large logic-voltage swings, some newer MOSFET memories are TTL-compatible. MOSFET memories also come as static (flip-flop-register) memories but usually as dynamic memories. In a dynamic memory, each bit is stored in what amounts to a shift register whose output is fed back to the input through a clock-gated MOSFET refresh amplifier, so each stored bit is recirculated and regenerated, say, 1,000 times/sec (Fig. 1-14). The refresh amplifier can be time-shared among 16 to 32 memory cells. Simple silicon-substrate MOSFET memories are slower than bipolar memories (and slower than some core memories). Typical access times are between 300 nsec and 2 μsec with nondestructive readout. 1-μsec dynamic MOSFET memories cost about 1 to 3 cents/bit in quantities of 1,000, and prices can be expected to decrease to below 1 cent/bit.

The era of solid-state computer memories is still in its beginning. One may anticipate massive developments, both with respect to better yields (and thus much lower memory costs) and in the development of new integrated memory circuits. In particular, different types of MOSFET circuits (complementary MOSFETs, sapphire and garnet substrates) are under active development and can be expected to lead to substantially faster MOSFET memories. Compared to core memories, semiconductor memories have the advantage of nondestructive readout. On the other hand, semiconductor memories are volatile; i.e., memory contents are destroyed when computer power is turned off. In sufficiently critical applications, one must provide an emergency power source, such as a trickle-charged battery which, when a power failure is sensed, can take over memory operation for a time sufficient to transfer the cattre contents of the memory onto an auxiliary magnetic storage medium (disk or tape).

Plated-wire memories are magnetic memories which utilize small zones of magnetizable thin films plated onto wires, rather than magnetic cores, for bit storage. Plated-wire memories permit fast access (access times as low as a few hundred nanoseconds) with nondestructive readout, are nonvolatile, and have been the subject of considerable hopes and expectations. In fact, excellent plated wire memories are commercially available. But, although batch-production methods have been developed, quality control is not




Fig. 1-14. A dynamic MOSFET memory,  $Q_1$ ,  $Q_2$ , and  $Q_3$  form a 1-bit memory centrolled WRITE-SFLECT, READ-SELECT, and REFRESH pulses are associated with consecutive phases of a four-phase clock. Each pulse, if enabled by the cell-sclecting logic with transfer a bit from one parasitic capacitance to the next in a clockwise direction. FRI CHARGE charges  $C_2$  by turning  $Q_4$  ON and OFF. WRITE-SELECT turns  $Q_1$  ON and OFF if a 1 is written,  $C_1$  is charged. READ-SELECT turns  $Q_3$  ON and OFF if at 1 is stored. Curns ON and discharges  $C_2$  so that the (inverted) output is 0. The gate refresh amplific (essentially another similar memory cell) inverts the selected output bit and transfers it back to its cell input once every millisecond or so

simple. As a result, plated-wire memories are not cheap (5 to 10 cents/bi. and have been applied mostly in higher-priced digital computers (especiall in aerospace-vehicle computers); MOSFET memories seem to have over taken plated-wire circuits in the low-cost minicomputer field. Thi situation may or may not be changed by future improvements in plated wire-memory fabrication.

- 1-14. Read-only Memories. Read-only memories (ROMs), whose content are usually checked out and written once and for all at the time of manufactur and then cannot be overwritten, are used to store frequently reused program sequences or bit patterns.
  - 1. Complete special-purpose programs, especially in industrial logic sequence controllers replacing old-fashioned relay-ladder logic
  - 2. Important library subroutines for special arithmetic sequences, contro or emergency routines, scale or format transformations, etc.





Fig. 1-15 Magnetic read-only memory (ROM) Each U core may be given a top to improve its magnetic circuit after the word wires have been strung

- 3. System programs such as bootstrap loaders (Sec. 3-4b), input/output subroutines (Sec. 5-30), and even simple compilers
- 4. Special directories and function tables
- 5. Microprograms (firmware) for implementing or emulating special instructions or instruction sequences (Sec. 6-13)



Out to memory data register

Fig. 1-16. Principle of a crossbur-matrix read-only memory. Fach crosspoint connection is made through a diode or MOSI UT gate




Fig. 1-17. Typical minicomputer deta formats

6. Bit-pattern generators such as character generators for displays and test-signal generators (see also Sec. 7-10)

Users may value the ROM's reliability and assurance against accidental overwriting of important stored information. Another potential advantage is that nondestructive instruction readout from a ROM can be partially overlapped with instruction execution since no rewriting is necessary (Sec 6-5). On the debit side, simple read-only memories do not make allowances for programming afterthoughts. Stored programs or data must be checked out very carefully through preliminary runs with an ordinary memory.

An important application of read-only memory is to logic design, for the ROM can produce complicated multi-input Boolean functions (Sec. 1-6) through simple table tookup. Such table-lookup functions can be used in the sequential-machine setup of Fig. 1-9 to generate complex sequential patterns (Ref. 22).

Figure 1-15 shows a magnetic ("woven-wire") ROM. Read-select logic pulses one of many word-wires strung inside and outside an *n*-bit array of U cores and causes an output pulse in those U-core windings wired for a 1 We see that memory contents are established by each word-wire stringing pattern. Access times of such magnetic ROMs vary between 300 and 2,000 nsec.

Semiconductor ROMs can use the dynamic-storage technique (Sec. 1-13), but most semiconductor ROMs are essentially crossbar matrices (Fig. 1-16), whose crosspoint connections are established by diode or MOSFET OR-gate connections. The storage pattern is established through selective erasure of crosspoint connections or semiconductors during manufacture or during installation ("field-programmable" RQMs). Typically, access times vary between 50 nsec and 1  $\mu$ sec, and costs are decreasing from 2 cents/bit Some semiconductor ROMs can be reprogrammed in the field through new metallic connections or even through electrical signals.

#### REFERENCES AND BIBLIOGRAPHY

- 1 Chu, Y Digital-compiler Design Fundamentals, McGraw-Hill, New York, 1962
- 2 Introduction to Conguter Organization, Prentice-Hall Englewood Chiffs, N J , 1970
- 3 Hellerman H. Digital-con purer-system Principles, McGraw-Hill, New York, 1967
- 4 Baron, R. C., and A. T. Peerrilli. Digital Logic and Computer Operations, McGraw-Hill, New York, 1968.
- Hill, F. J., and G. R. Peterson, Introduction to Switching Theory and Logic Design, Wiley, New York, 1968.
- 6 Huslee, H.D., and G.A. Korn, Computer Handbook, McGraw-Hill, New York, 1962
- 7 Klerer, M., and G. A. Kern. Digital Computer User's Handbook, McGraw-Hill, New York, 1967.
- 8 Korn, G. A. Random-process Simulation and Measurements, McGraw-Hill, New York, 1966.
- 9 - and J. M. Korn, Mathematical Handbook for Scientists and Engineers, 2d ed., McGraw-Hill, New York, 1963.

- 10 Korn G. V. and T. M. Korn. Electronic Analog and Hybrid Computers. 20 ed. M. Comp. Hill. New York, 1971.
- 11 In Introduction to HP Computers, He wett-Packard Corporation, Cupertino, Ca., 1956.
- 12 Small Computer Handbook, Digital Equipment Corporation, Maynord, Mass (assued yearly)
- 13 Special Issue on Minicomputers, IEEE Comp at Group News, July-August 1970

Minicomputers An Introduction by T Storer

Minicomputer Architecture by W. H. Roberts

Minicomputer I/O and Peripherals, by F. Holland

Small-computer Software by H. W. Spencer et al.

- 14 Epstein A and D Bessel Minicomputers Are Made of This, Comput. Decis., August 1970
- 15 Federoff A M. Minicomputers Are U. of for This Comput. Decis., August 1970
- 16 French, M., Survey of Small Digital Computers, EEE, February 1970

#### Semiconductor Memories

- 17 Semiconductor Memories Turn the Corner, Electron Des News, February 1970
- 18 Selecting and Applying Semiconductor Memories, EEE, June, July and August 1970
- 19 Boysel, L, et al. Random-access MOS Memory, Electronics, February 1976
- 20 Boyle, A. J. MOS Course, Read-only Memories, Electr. Eng., July and September 1970
- 21 Hoff, M E · MOS Memory and Its Applications Comput Des., June 1970.
- 22. Kvamme, F. Standard Read-only Memories Simplify Complex Logic Design, *Electronics*, January 1970.
- 23 Semiconductor Memory Survey Electronics, August 23 1972

CHAPTER 2

# "BASIC" MINICOMPUTERS AND INSTRUCTION SETS

### IMPRODUCTION AND SURVEY

This chapter outlines the design and operation of a "basic" minicomputer illustrating the common features of many small machines. The principal ingredients of such a system--memory, registers, basis, and anthmetic/ logic unit - are introduced in Secs. 2-1 to 2-5. Sections 2-6 to 2-14 then list the most important machine instructions in the repertoire of a "basic" single address minicomputer, discuss their implementation in terms of the system block diagram, and mention the most important applications of some instructions Sections 2-13 to 2-15 describe useful options available with small digital computers. In Chap 4, we will meet the basic computer instructions again; specifically, we will tren see how they can be combined into practical assembly-language programs. Input/output will be further discussed in Chaps. 3 and 5. More advenced instruction sets and architerrores for a new generation of minicomputers will be described in Chap. 6.

# THE BASIC SINGLE ADDRESS MACAINE

2.5. Instruction Sets and Stored Trograms. From a very general point of view, the essential objective of any divide computation is to obtain digital vuirui words

$$Y1 = F_1(X1, X2, ...)$$
  
 $Y2 = F_2(X1, X2, ...)$  (2-1)

from input words  $X1, X2, \ldots$  Both input and output words will be ordered sets of 0s and 1s in suitably addressed computer registers and/or memory cells. Words may represent various types of numbers and alphanumeric-character strings or simply describe problem-logic states

The desired relationships [Eq. (2-1)] may be numerous and enormous! complicated. The must be broken down into elementary mathematical relations implemented by . (we hope small) set of computer instructions. It will, then, be necessary to supply additional registers or memory locations for storing intermediate results from elementary operations. The basic digital computer is, moreover, designed to perform all the various elementary arithmetic/logic operations successively with the same arithmetic/logic system (unlike, for instance, a conventional analog computer, which has separate adders, multipliers, etc., for separate operations). The resulting sequence of elementary instructions designed to implement a desired computation is called a program.

Short, simple, or repetitive digital programs can be implemented by hard-wired controllers (e.g., rotating-cam operation of control switches, read-only memories), by patch-cord systems, or by punched-tape or punchedcard readers. Practical digital-computer programs, however, often require extremely large numbers (thousands and even millions) of instructions It is also often destrable to change a digital-computer program very quickly and even to modify programs while they are being executed.

These considerations make it expedient to code the instructions themselves into digital-computer words which, like the data words, are stored in sequences in the computed memory. Operation of the resulting stored-program digital competer will now involve elternate reading (fetching) of instruction words and execution of the corresponding instructions.

The machine will most often read instructions in sequence, but is capable of branching to a different group of instructions as a result of decisions made in the course of the computation. The same group of instructions (subcouring, loop) may be traversed again and again for repeated and iterative operations.

Since the instruction word: are, just like dare words, simply sets of 0s and Is to the computer its antimetic/logic encuits can, if we wish, modify instructions in accordance with intermediate results. The evtraordinary power of the modern digital computer is not simply due to its speed and memory capacity but also to the flexibility of the stored-program concept branching, looping, and institution or data all raddification permut us to create dramacically complicated programs from very simple it struction sets.

2-2. Single-address Computers. Perhaps the most "natural" computer instruction might, say, add two numbers A and B taken from memory by specifying ADD WORD (addressed by) A AND WORD (addressed by) B; PUT RESULT INTO MEMORY LOCATION (addressed by) C But specification of three separate addresses would make the instruction word too long (even for a large digital computer, not to speak of a minicomputer). We can, however, implement the above operation in terms of several simpler instructions each referencing only a single memory address:

LOAD INTO ACCUMULATOR (the word addressed by) A
ADD INTO ACCUMULATOR (the word addressed by) B
STORE ACCUMULATOR (in memory location addressed by) C

The "basic" minicomputer discussed in this chapter, then, will be a single-address machine whose instructions move data between a single suitably addressed memory location and a specified processor register, or possibly between two such registers. There will also be some instructions which do not reference memory at all (e.g., COMPLEMENT ACCUMULATOR). We remark, however, that the possibility of using simplified two-address instructions and zero-address (stack) instructions in minicomputers is of the greatest interest and will be discussed in connection with more advanced designs in Chap. 6.

- 2-3. The "Basic" Minicomputer. Figure 2-1 illustrates the typical organization of a small digital computer. The machine has all the ingredients of Secs. 1-6 to 1-13, viz.,
  - 1. A core or semiconductor memory, which will store instructions and data
  - 2. A set of processor registers (flip-flop registers), viz.,
    - (a) Memory buffer register (memory data register): contains the instruction or data word currently leaving or entering the memory
    - (b) Memory address register: contains the address of the currently addressed memory location
    - (c) Program counter: contains the address of the instruction to be executed
    - (d) Instruction register: contains the current instruction
    - (e) General-purpose register (accumulator, arithmetic register) or registers; and, possibly, an index register (Sec. 2-7)
    - (f) One-bit registers ("flags"): indicates overflow, carry, sign bit, etc., resulting from past or current operations
  - 3. An arithmetic/logic unit: logic circuits to combine words from two registers by addition, subtraction, bit-by-bit ANDing, etc., and to complement, shift, etc., single words
  - 4. Control logic: decodes the 0s and 1s of the instruction currently in the instruction register to generate logic levels and time pulses, which:
    - (a) Gate (steer) words between processor registers
    - (b) Determine the function of the arithmetic/logic circuits




Fig. 2-1. Organization of a 'basic' single-address minicomputer

In Fig. 2-1, there are three buses for transfers between registers, always via the arithmetic/logic unit. This is a practical compromise: some extra register-to-register paths would permit more concurrent register transfers and speed computation, but we would pay for more complex interconnections and logic

Finally, we must have input/output connections through the arithmetic/logic unit or through register gates

2-4. Processor Operation. (a) Instruction Fetching. If we assume that a suitable program and data are in memory, processor operation proceeds



in clock-timed steps (microoperations):

1. The program counter, which we assume to be preset to the address of the first instruction (manually as in Sec. 3-4 or by a preceding computer program), transfers this address to the memory address register.

2 The instruction word thus addressed is read into the memory buffer

register and from there into the instruction register.

These instruction-fetch microoperations require one memory half-cycle (READ half-cycle, Sec. 1-12). A core memory must next restore the instruction word while its address is still in the memory address register (RESTORE half-cycle). Even with a core memory, operations which do not involve the memory can "overlap" the restoring operation. Hence most non-memory-reference instructions can be executed in a single memory cycle, which is commonly referred to as the FETCH cycle.

(b) Instruction Execution. As soon as the instruction word is in the instruction register, its 0s and 1s are decoded to control processor operations

on register and memory words and input/output operations.

When each instruction is completed, the program counter must contain the address of the next instruction in the program. Most instructions simply increment the program counter to produce the next instruction address, while branching instructions load the program counter with a nonconsecutive address (Sec 2-9). The computer (unless halfed) then proceeds with a new FETCH phase.

2-5. Instruction Sets. The timing-and-control block in Fig. 2-1 produces a sequence of timed pulses available for jam transfers, sensing, and clearing of words in registers, memory, and arithmetic circuits (see also Table 1-5band Sec 1-6). In a conventional n-bit computer, the instruction register has at most n bits, which can be decoded to furnish up to  $2^n$  gate-level combinations for steering pulses and/or words. We can, thus, have up to 2" different one-word instructions (including input/output instructions) Unfortunately, each instruction referencing an operand or result in memory (memory-reference instructions, e.g., LOAD ACCUMULATOR, STORE ACCUMULATOR, JUMP, etc.) must address one of, say, 8,000 memory locations, and this alone requires 13 bits. To have a meaningful variety of instructions, even 18-bit machines do not use more than 13 bits for direct addressing, and most minicomputers use only 7 or 8 bits. It follows that every municomputer must sometimes and somehow employ multiword instructions, the extra word or words may be implied by an effectiveaddress computation (Sec. 2-7). It is of at least academic interest that any and all digital-computer programs can be implemented with very small instruction sets, but this requires many more instructions, which are costly in terms of memory, tine, and programming effort. Altogether, minicomputer design depends crucially on elegant compromises in conlegible broadly useful instruction sets into short instruction words (see also Chap 6).

Table 2-1 lists the most common instructions used with minicomputers of the "basic" type shown in Fig. 2-1. Figure 2-2 illustrates instructions and formats for such machines.

### WHAT INSTRUCTIONS DO

2-6. Register-storing Instructions. Referring to Fig. 2-1, an instruction

STORE ACCUMULATOR IN (effective address)
STORE ACCUMULATOR NO 2 IN (effective address)
STORE INDEX REGISTER NO. 2 IN (effective address)

transfers the contents of the specified processor register to the memory data register via buses 2 and 3. Concurrently, the effective memory address implied by the instruction word is determined (Sec. 2-7) and loaded into the memory address register. The machine then deposits the register word into the effectively addressed memory location, whose previous contents are lost. The contents of the source register are unchanged.

The arithmetic/logic unit (Fig. 2-1) acts simply as a data-transfer path joining buses 2 and 3. Since both instruction fetching and execution require memory read/write operations, register-storing instructions require two memory cycles.

- 2-7. Addressing Modes and Index Registers (see also Sec. 4-9). (a) Direct, Relative, and Indexed Addressing. Memory-reference instructions like the register-storing instructions of Sec. 2-6 may have to address 4,000, 8,000, and even as many as 64,000 memory locations. But the minicomputer memory-reference-instruction formats of Fig. 2-2 have only 7 to 13 bits available for addressing since we need some operation-code bits to distinguish different memory-reference instructions. It is, therefore, necessary to compute an effective address by combining the instruction-word address bits with another digital word previously loaded into another processor register or memory location. This means, of course, that we may need two or more words to specify the memory-reference instruction completely. Every minicomputer employs two or more of the following addressing modes:
  - 1. Direct addressing on "page 0": m address bits in the instruction word directly address memory locations 0 through  $2^m 1$ .

With, say, m=8, the resulting 256-word page does not go far, but we often use memory locations on page 0 for special purposes (interrupt trap locations, autoindex locations, etc.)

Basic Instructions for Single-address Computers.

		والمراجعة	
	Memory-reference Instructions (they may be indexed most need two processor excles, more with indirect address)	Non-memory-reference Instructions (one processor cycle)	Programmed Input/Output (to or from addressed device, two to four processor excles)
Mose word	1 OAD (word or hyte, specify register) STORE 7 ERO	MOVE (register-to-fegister) LOAD 1MMI DIA11	READ (device-to-egister) WRITE transfer-to-device)
Arithmetic (with exection, and/or carry flag)	ADD STRACT MET IPLY } (USUAlly optional)	INVERT ADD CARRY INCREMENT SUBTRACT CARRY ROTALL/SHIFF SWAP BY 115 ADD SUBTRACT J FERRIGE-OFFERNAL	,
(hit-bv-bit)	AND OR XOR	CLFAR REGISTER* CLFAR BYTE SI ERGISTER COMPLEMENT REGISTER*	lesue lagic levels and/or timed pulses
Program control (chan xx program counter) unconditional branch	FAECUH } (need one cycle only) JUMP AND SAVE	HALL NO OPERATION SKIP	
branch on condition $f$ recover continus $0, \neq 0, < 0, < 0, < 0, > 0, \geq 0, < 0, < 0, < 0, < 0, < 0, < 0, <$	TYPE ON CONDITION JUMP ON SAVE ON CONDITION	SKIP ON CONDITION	SKIP ON FLAG (sense line)
compare word	SKIP IF REGISTER DIFFERS SKIP IF BYTL DIFFERS	l	
lonp indexing	INCREMINI MEMORY, SKIP IF ZERO DI CRI MI NT MI MORY, SKIP II ZI RO	INCREMENT REGISTER) and set flag DECREMENT REGISTER) or skip if 0	1
clear/set condition (e.g., to prepare for heanch test)	ı	CHAR* regrater, half register, sign bit, SFT* overflow flag, and/or carry flag COMPLEMI NT 11AG;	CLEAR PLAG CLIAR ALI HAGS CHANGI INTEREPT PRICEITES
The second distribution of the second se	فويزيانا فالبائدي ومستوسي والمستحيث ومستوي والمستوارة ومستوسية والمستوارة وال		

one of these instructions can often be com

2 Direct addressing with a page register: A processor page registable education by an extra instruction adds enough high-order bits to the section address bits to address all of memory in terms of 2"-word pages.

3. Double-word direct addressing: The second of two consecutive reservations words is or contains the address. 16-bit machines can add second memory in this way. 8-bit minicomputers always use doct to so addressing, but will still need paging and or relative address or more words.

4. Direct addressing on the current page: The m address bits (page address) are augmented by the high-order bits of the current program-counter reading, which constitute the current page number

5. Addressing relative to the program counter (relative addressing): The instruction-word address bits are interpreted as a signed integer, which is added to the current program-counter reading to determine the effective address.

Current-page and relative addressing require no page-setting instruction, and experience indicates that many programs mostly reference memory locations close to the current program-counter reading. Relative addressing simplifies program relocation (Sec. 4-18).

6. Addressing relative to an index register: The instruction-word address bits are interpreted as a signed or unsigned integer, which is added to the contents of a specified index register to determine the effective address

Index registers are extra processor registers holding a full computer word ("base address"). They can be cleared, loaded, incremented and/or decremented by special instructions (Sec. 2-10). Index addition takes no extra time or, at most, a fraction of a memory cycle. Index modification is, therefore, a good way to address different elements of data structures (Secs. 4-9 to 4-11). Index registers can also be used as temporary storage registers and may or may not serve as accumulators as well.

Most minicomputer indexing operations involve only one index register at a time

(b) Indirect Addressing, Preindexing, and Postindexing. Indirect addressing, specified by an instruction-word bit, means that the address found by paged, double-word, relative, or indexed addressing does not itself contain the desired operand but rather its effective address in memory. Our memory-reference instruction, then, addresses a memory location whose contents serve as a pointer to the desired operand.

Some minicomputers permit multilevel indirect addressing; i.e., an indirect-address bit in the pointer indicates that it points not to the final operand but to yet another pointer

Indirect addressing is the key to vitally important programming techniques. Since an indirectly addressed operand is a function of its pointe an addressed operand is a function of its pointe and addressed operand.

implement table lookup (function and directory tables) and modify pointers access different elements of data structures (Secs. 4-9 to 4-11). Indirect ddressing can be combined with indexing:

- 1. Preindexing: The instruction-word address bits, interpreted as a signed or unsigned integer, are added to the contents of a specified index register to determine the pointer address.
- 2. Postindexing: The indirect address contains an index bit or bits specifying an index register. The contents of this index register are added to the indirect address to form the effective address. The pointer stays in memory without change




Fig. 2-2a. Instruction for mats for a simple 12-bit minicomputer (PDP-8 series)

- (c) Autoindexing. Some minicomputers have 8 to 16 special memory locations on page 0 called autoindex registers. When one of these autoindex registers is indirectly addressed, it produces the effective address by autometically incrementing or decrementing its contents. Autoincrementing or autodecrementing is a cheap way to address successive elements of arrays (Sec. 4-9), no index register needs to be loaded, and the only price paid is the extra memory cycle required for indirect addressing. Note also that no instruction-word bit is needed to produce autoindexing, but the autoindex-register locations cannot be used for ordinary indirect addressing. As an alternative, an extra instruction-code bit can be used to specify incrementing or decrementing of any indirect address.
- (d) Microoperations Determining the Effective Address. We have already noted that minicomputers always offer a choice of several addressing modes. Opcode bits in the memory-reference-instruction words are used to select the addressing mode (duect/induect, return to page 0, relative, and/or choice of index register). Figure 2-2 shows typical instruction formats. Good assemblers may accept instructions like STORE ACCUMULATOR IN A and

automatically effect paged, relative, indirect, or double-mord addressing to get around page boundaries (Sec. 4-2).

Referring to Fig. 2-1, a direct-address instruction transfers its address by from the memory data register to the memory address register doining the EXECUTE phase of the first instruction cycle by way of bus 1, the inclument. In logic unit, and bus 3. Program-counter bits (for current-page addressing) or page-register bits are transferred at the same time. Relative-counter or index instructions employ the arithmetic/logic unit to add program-counter or index-register contents via bus 2. Larger computers may have a separate address computations. Double-word and indirect-address instructions use an extra memory cycle to transfer the pointer from




Fig. 2-2b. This could be a one-word memory-reference instruction for a 16-bit minicomputer or a two-word memory-reference instruction for an 8-bit machine (see also Fig. 6-8)

memory into the memory data register and then to the memory address register (with postindexing, if any). Autoindexing requires no more time than ordinary indirect addressing but needs some extra logic.

NOTE: Double-word instructions must increment the program counter twice. Also, in 8-bit minicomputers, indirect addresses can be double 8-bit words, so that indirect addressing can take two extra memory cycles.

(e) Immediate Addressing. One-word immediate-addressing instructions are not really memory-reference instructions, although instruction formats are similar. In each immediate-address instruction, e.g.,

what looks like the address bits is interpreted as a signed or unsigned integer operand. One-word immediate-address instructions are completed in a single memory cycle and are, therefore, handy for setting up index registers, counters, etc. Some minicomputers admit two-word two-cycle immediate-address instructions with the operand stored as the second of two instruction words.

2-8. Memory-to-register Operations. (a) How They Work. Such operations are fundamental to single-address arithmetic Referring to Fig. 2-1.

each of these instructions will fetch the contents of a suitably addressed memory location into the memory data register and then via bus 1 to the arithmetic/logic system With appropriate bus gating, the arithmetic/logic unit can now combine the memory word with a word fetched from a processor register (accumulator or index register specified by the instruction) via bus 2 The result is loaded into the same processor register via bus 3. The original register contents are lost.

Since both instruction fetching and execution require memory read/write operations, each of these instructions typically takes two memory cycles. If a memory-to-register instruction reads from a core memory, the original word is immediately rewritten (Sec. 1-12) so that memory contents are unchanged Memory contents are obviously also unchanged in memories with nondestructive readout (read-only magnetic memories, semiconductor memories).

(b) Register Loading. The simplest memory-to-register instructions merely load a specified register with a word taken from memory:

LOAD (INTO) ACCUMULATOR LOAD (INTO) ACCUMULATOR NO 1 (effective memory address) (effective memory address)

(effective memory address) LOAD (INTO) INDEX REGISTER NO. 2

Effective addresses are specified as in Sec. 2-6.

Some minicomputers (e.g., PDP-8) omit the LOAD instruction and load the accumulator by adding or ORing into it after first clearing the register. A few minicomputers also have the useful two-cycle instruction INTERCHANGE ACCUMULATOR AND MEMORY

(c) Memory-to-register Arithmetic: Overflow and Carry Flags (see also Sec 2-10). The most important (and often the only) memory-to-register arithmetic operation is addition:

#### (effective memory address) ADD INTO ACCUMULATOR NO. 2

The sum will overflow if and only if both terms have identical signs and the sign of the sum turns out to be different. We can detect 2s-complement overflow by combining the carries from the sign bit and the most significant bit in an XOR gate, overflow occurs if there is a carry from one of the two but not both

2s-complement arithmetic (Sec 1-9) is usually implied, but consult your manual. PDP-15, for instance, has both 1s-complement and 2s-complement addition (ADD and TAD).

Some minicomputers permit subtraction of a memory word from the contents of a register.

(effective memory address) SUBTRACT INTO ACCUMULATOR NO 1

and a few have inverse subtraction:

SUBTRACT INTO ACCUMULATOR-THEN INVERT RESULT

(effective memory address)

(7 hat is, multiply the original difference by -1.) 2s-complement arithmetic is implied.

After an addition or subtraction, the processor sets special flip-flops ("flags")

- 1. If arithmetic overflow (Sec 1-9a) occurs (overflow fleg), and/or
- 2. If there is a carry out of the most significant (sign) bit in the register (carry flag, extend flip-flop, link)

Carry flags are useful in positive-integer arithmetic. Is-complement arithmetic, and double-precision arithmetic (Secs 2-14 and 4-11)

Check your computer manual carefully: Some minicomputers have only an overflow flag or only a carry flag (PDP-8 series) PDP-15 indicates carries and 1s-complement overflow with the same flag, but has no 25complement overflow flag. In any case, note that minicomputer overload flags will not by themselves halt or change the computer program. It is up to the programmer to "test" the flag with suitable skip or branch instructions: the programmer must also be sure to clear overload and carry flags before they are needed.

Memory-to-register multiplication and division require multiple (extended) arithmetic registers. Most minicomputer manufacturers sell hardware for these operations as special options, which will be described in Sec 2-14 The "bare" processor can perform multiplication and division as subroutines involving addition and shifting

(d) Memory-to-register Logic. The memory-to-register logic instructions

AND INTO ACCUMULATOR OR INTO ACCUMULATOR NO 1 XOR INTO ACCUMULATOR NO. 1

(effective memory address) (effective memory address) (effective memory address)

perform the indicated operations bit by bit on corresponding pairs of bits from register and memory, with the result left in the register. Thus, if an 8-bit accumulator and the effectively addressed 8-bit memory word contain

01110101 and 11110001

respectively, then

AND produces the accumulator contents 01110001 **OR** produces the accumulator contents 11110101 **XOR** produces the accumulator contents 10000100

(See also Sec. 1-6.) In practice, AND is used to replace selected bits of a register word with 0s set up in a mask word in memory. OR will similarly replace selected bits with 1s. XOR produces 0 bits wherever the two original words agree (coincidence check). Some applications will be discussed in Sec. 4-11.

9. Operations on Words in Memory. The two-cycle instruction

# STORE ZERO IN (effective address)

lears the effectively addressed memory location without affecting the ontents of any accumulator. Minicomputers without a STORE ZERO istruction must clear and deposit an accumulator.

The two-cycle instruction<sup>1</sup>

# INCREMENT, SKIP IF ZERO (effective address)

moves the contents of the effectively addressed memory location into the arithmetic/logic unit via the memory data register. The number incremented and returned to its memory location (again via the memory lata register). If the incremented result is 0 (i.e., if incrementing causes a larry), then the program counter is made to skip (i.e., it is incremented by 2 ather than by 1). This conditional skip lets the program branch in the manner of Sec. 2-11c.

The STORE ZERO and INCREMENT, SKIP IF ZERO instructions are used to clear and increment a counter in the effectively addressed memory ocation. To implement a counter preset to a count of N, we store -N in a memory location and then ISZ until the program branches after N SZS (Sec 4-9). Some computers have a similar DECREMENT. SKIP IF TERO instruction.

2-10. Operations on Register Words and Flag Bits. (a) Register Arithmetic/Logic. Instructions like

# CLEAR ACCUMULATOR COMPLEMENT ACCUMULATOR NO 2 INCREMENT INDEX REGISTER

move the contents of a specified register into the arithmetic/logic unit and back again to perform the indicated operation in one memory cycle (FETCH cycle, Sec. 2-4a. See also Fig. 2-1). COMPLEMENT ACCUMULATOR produces the 1s-complement negative of a signed number in the register INVERT ACCUMULATOR is the same as NEGATE ACCUMULATOR or COMPLEMENT AND INCREMENT ACCUMULATOR and produces the 2s-complement negative (see also Tables 1-1 and 1-2).

Most minicomputers have an instruction or instructions like

MOVE ACCUMULATOR NO 2 TO ACCUMULATOR NO 1 MOVE ACCUMULATOR TO INDEX REGISTER

which move (transfer) register contents in one cycle via buses 2 and 3 (Fig.

2-1); the contents of the source register remain unchanged. Most project computers do not permit register-to-register addition or subtraction. So, is machines have a one-cycle instruction to INTERCHANGE ACCUMULATOR CONTENTS.

The LOAD IMMEDIATE operation, which loads the instruction address bits into a specified register, was already discussed in Sec. 2-7e. Similar addition, subtraction, AND, and OR operations may also be implemented




Fig. 2-3. ROTATE SHIFT operations. The chrry-flag flip-flop can be set reset or equaled in the sign bit before each 1-bit rotation.

# (b) Rotate/Shift Operations. One-cycle instructions like

## ROTATE ACCUMULATOR LEFT ROTATE ACCUMULATOR NO. 1 RIGHT

rotate (circulate) the contents of the specified register and the early bit by 1 bit, as shown in Fig. 2-3. Some minicomputers also admit 2-bit rotations. Physically, the register bits go to the arithmetic/logic unit via bits 2, are "shifted sideways" by means of gates (Sec. 1-9b), and return to the register via bits 3.

Rotation has three important applications:

- 1. Individual bits of a register word (which might indicate the logical states in some extendal device, Sec. 5-8) can be rotated into the sign-bit and/or carry-bit publish for tests and transbit g (Sec. 2-11)
- 2. Partial words or bytes can be moved, packed, and unpacked in confact on with input output operations (see also Sec. 4-11)
- 3. With the carry bit appropriately cleared or set, rotations act as arithmedeshifts implementing multiplication or division by 2 (Sec. 1-9 and Tubes 1-1 and 1-2)

<sup>1</sup> Three cycles are required in some machines

Specifically, an unsigned binary number (no sign bit) is multiplied or divided by 2 if we first clear the carry flag and then rotate, respectively, left or right. Such an operation is called an unsigned shift. After multiplication by 2, a 1 in the carry flag indicates overflow.

A signed 1s-complement number is multiplied or divided by 2 if we first make the carry bit equal to the sign bit and then rotate. Such an operation is a signed shift.

A signed 2s-complement number is multiplied by 2 through an unsigned left shift but divided by 2 through a signed right shift.

Overflow of any such multiplication by 2 is indicated if the sign and carry bits differ. Each division by 2 will "chop" rather than round the result to the given number of bits; i.e., the result is always less than or equal to the correct result.

Some minicomputers have explicit SIGNED SHIFT and UNSIGNED SHIFT instructions. Some machines can also rotate a register without the carry flag (see also Secs 2-11, 2-12, and 2-14).

(c) Operations on Flag Bits. A number of one-cycle instructions permit the program to clear, set, and complement specified processor flip-flops such as carry and overflow flags, e.g.,

#### CLEAR CARRY FLAG

This may be done in preparation for conditional branching (Sec 2-11c), to store 1-bit decisions for later use, or in connection with arithmetic shifts (Sec. 2-10b). Bit operations are often combined with rotation and/or conditional skips (Sec 2-11d). ADD CARRY and SUBTRACT CARRY (into accumulator; and clear carry flag) are useful for double-precision operations (see also Sec 2-14)

- 2-11. Instructions Controlling Program Execution and Branching. (a) NO OPERATION and HALT. The one-cycle instruction NO OPERATION does nothing except advance the program counter to the following instruction and serves as a time delay or as a "spacer" for later insertion of another instruction or data word. HALT advances the program counter and stops processor operation to give the operator a chance to examine or change registers, switch settings, and/or peripheral-device operation.
  - (b) Unconditional Branching. The one-cycle instructions SKIP and

#### JUMP TO (effective address)

are employed for program branching (Sees 4-8 and 4-9) and also to "jump around" memory locations used to store data between instructions (Secs. 4.5 and 4.14) SKIP simply increments the program counter twice to jump over one memory location. JUMP resets the program counter to the effective-address value; the old program-counter setting is lost. By INSTRUCTIONS CONTROLLING PROGRAM EXECUTION AND ARROUNCE

contrast, the two-cycle instruction

feffective address JUMP AND SAVE

resets the program counter (and thus causes a jump) to the effective address plus 1 or 2 and saves the (incremented) old program-counter setting at the effective-address location. JUMP AND SAVE permits one to return to the original program after a sebroutine (Sec. 4-14) and 's, therefore, ofcen referred to as JUMP TO SUBROUTINE

In some machines, JUMP AND SAVE automatically saves not only the contra address but the the page register and/or carry, overflow, etc., flags (combined at the effective address plus for More softhisticated minicomputers also automatically increment a since pointer to keep track of reentiant-subroutine nesting (Secs. 4-16 and 6-10). More advances computers can have a JUMP AND SAVE IN INDEX instruction which stores the return addices in an index real ter rather than in memory. This speeds up subroutine processing by even in a memory references (Secs 4-14 and 6-10).

The one-cycle instruction

#### EXECUTE (cifective address)

causes execution of an instruction stored at the effectively addressed memory location and then continues with the program—this amounts to the execution of a one-instruction subrouting

(c) Conditional Branching. Each one-cycle instruction

#### SKIP ON CONDITION

causes a skip subject to a condition or conditions specified by instruction-code bits, e.g.,

> ACCUMULATOR = 0 CARRY FLAG = 0 ACCUMULATOR NO 2 < 0 CARRY FLAG = 1 INDEX REGISTER > 0 OVERFLOW FLAG = 1

Different instruction-bit combinations can produce logical Oking or ANDing of such conditions, e.g., ACCUMULATOR  $\geq 0$  (see also See

There are also two types of two-cycle conditional-skip instructions which reference memory INCREMENT (or DECREMENT), SKIP IF ZERO was introduced in Sec. 2-9. The second type is exemplified by

SKIP IF ACCUMULATOR DIFFERS FROM (effective address) SKIP IF ACCUMULATOR NO 2 EQUALS (effective address)

SKIP ON CONDITION instructions are the (only) way most minicomputers implement conditional branching, e.g.,

SKIP ON CONDITION (effective address) JUMP TO (next instruction)

/Condition true? /No, go to branch 2 /Yes, continue on branch I -13

Sec 4-8). Only a few minicomputers have "direct" conditional-branching instructions, i.e., JUMP ON CONDITION, JUMP AND SAVE ON CONDITION, and EXECUTE ON CONDITION.

(d) Combined Register/Flag Operations, Rotations, and Tests. Most computers can implement certain combinations of register/flag clearing, setting, or complementing, a rotation, and/or a skip test through single one-cycle instructions. Appropriate instruction-code bits will call for the individual operations, and the programmer must be sure to understand their relative order of execution. For instance, to multiply an unsigned number in a register by 2, one must first clear the carry flag, then rotate left, and then test for a carry indicating overflow (Sec 2-10b). Check the reference manual and also the assembler manual for your specific computer.

An especially useful one-cycle combination instruction is INCREMENT (or DECREMENT) INDEX REGISTER, SKIP IF ZERO, which is used to implement and terminate program loops (Sec. 4-9).

2-12. Input/Output-related Instructions. Each minicomputer instruction set must reserve a respectably large number of different instruction-code-bit combinations for input/output instructions intended to select and operate external devices (Secs. 5-2 to 5-8, Table 5-1). For example, the Hewlett-Packard 2115A, which is a typical "basic" 16-bit minicomputer, admits  $2^{12} = 4,096$  different one-word input/output instructions, and the 12-bit PDP-8 series admit  $2^9 = 512$  such instructions. In addition, each minicomputer has some instructions for controlling its interrupt system, such as INTERRUPT ON and INTERRUPT OFF (Secs. 5-9 to 5-15).

# SPECIAL FEATURES, INSTRUCTIONS, AND OFTIONS

2-13. Byte Manipulation. 8-bit minicomputers naturally handle 8-bit bytes holding an ASCH character plus parity or two BCD digits. A 16-bit word holds two such bytes. Most 16-bit minicomputers have at least one or two one-cycle byte-manipulation instructions.

CLEAR LEFT (OF RIGHT) ACCUMULATOR BYTE
INTERCHANGE ACCUMULATOR BYTES
INTERCHANGE AND CLEAR LEFT (OF RIGHT) ACCUMULATOR BYTE

Such instructions replace multiple ROTATES and ANDing with mask words and can save much time and memory in character-handling programs (e.g. text editing, communications).

Some 16-bit machines permit byte addressing of LOAD and STORE ACCUMULATOR instructions. Byte addressing is specified by an opcode bit or by a status register set through a special instruction (BYTE mode)

We load or store accumulator bits 8 through 15, while bits 0 through 7 remain unaffected. The effective address refers to individual bytes in memory, so an extra address bit will be needed to specify even or odd bytes. Another type of byte-addressed instruction is

SKIP IF ACCUMU: ATOR BYTE DIFFERS (effective address) which is useful for detecting special characters in text strings.

2-14. Arithmetic Options. (a) Double Store, Load, Add/Subtract, and Rotate/Shift Operations. To simplify double-precision operations, some minicomputers can store the contents of two accumulators in successive memory locations through a single (usually three-cycle) instruction

# **DOUBLE STORE** (effective address)

DOUBLE LOAD similarly loads two accumulators from successive memory locations. More extensive facilities for double-precision operations usually come only as part of extra-cost hardware multiply/divide options. The Honeywell 316/516 high-speed arithmetic option, for instance, has DOUBLE ADD and DOUBLE SUBTRACT, with an automatic carry from the low-order accumulator to the high-order accumulator. To accommodate so many extra memory-reference instructions, the 316/516 must first set a status register to DOUBLE PRECISION through a separate instruction. The vgn bit of the double-precision number is usually bit 0 of the high-order accumulator (Fig. 1-17).

Two accumulators can be similarly concatenated (together with the carry flag) for double-precision LONG ROTATE, LONG UNSIGNED SHIFT, and LONG SIGNED SHIFT operations (see also Sec. 2-10b). Most extended-arithmetic options have instructions for multiple shifts: the number of bits shifted is determined by an extra processor register, the shift counter.

With a binary fraction in the double accumulator, the instruction NORMALIZE will shift the double fraction left until its most significant bit differs from the sign bit (see also Sec. 1-10). Some computers use ordinary long shifts and test the result with a special instruction SKIP IF ACCUMULATOR IS NORMALIZED

(b) Hardware Multiply/Divide Options (see also Sec 1-9) Multiply/divide hardware always requires two authmetic registers to hold a double-precision product or dividend. It is best if these registers are general-purpose accumulators accessible through DOUBLE STORE and DOUBLE LOAD instructions (Sec 2-14a; e.g., Hewlett-Packard and Honeywell minicomputers). A less desirable arrangement adds a special multiplier quotient (MQ) register, which is harder to access (PDP-8 series, PDP-9/15)

The better hardware multiply/divide options place no restrictions on

operand signs, employ 2s-complement arithmetic, and have simple instructions

MULTIPLY (effective address)
DIVIDE (effective address)

It is most convenient to interpret operands and the result either as signed binary integers or as signed binary fractions (Tables 1-1 and 1-2 and Sec. 1-9)

NOTE Many popular to a computers (PDP-8 series, NOVA SUPERNOVA) implement unsigned multiplication/division (unsigned, nonnegative operands and result). This produces some extra precision since no bits are needed as sign bits, but signed multiplication/division then requires cumbersome multiple-instruction sequences, which waste time and memory PDP-9,15 has basically unsigned multiplication/division with some special extra instructions attempting to simplify signed operations which are, however, still inconvenient

The multiplication  $A \times B = C$  starts with A (single-precision) in an accumulator and B (also single-precision) in the effectively addressed memory location. The double-precision result C appears in a pair of accumulators (or, less desirably, in an accumulator plus index register or MQ register).

The division  $C \div B = A$  starts with the double-precision dividend C in the two registers and B (single-precision) in the effectively addressed memory location. The quotient A will appear in the high-order register (accumulator), while the remainder will be left in the low-order register. Unlike multiplication, division can cause overflow, which should be detectable by a flag test; consult your minicomputer manual.

In some minicomputer multiply/divide units (PDP-9/15, PDP-8 series except for PDP-8e), the operand B cannot be taken from an arbitrary memory location but must be placed into the location following the MULTIPLY or DIVIDE instruction.

Typical hardware multiply/divide times are between 5 and 35 machine cycles. This compares with between 70 and 300 cycles required for non-hardware multiply/divide subroutines.

- 2-15. Miscellaneous Options. The following useful options are offered by many minicomputer manufacturers:
  - 1. Extra memory may simply require extra plug-in modules, or one may have to add a page register or extended memory address register to the processor. Read-only memory (ROM, Sec. 1-14), often interchangeable with ordinary memory-bank modules, stores important programs or routines "firmly" ("firmware"). Some minicomputers yield faster cycle times for instructions read from ROM (Sec. 6-5).
  - 2. Parity-check interrupt (Sec. 1-4c) on all word or byte transfers to and from memory requires an extra bit per memory word, plus parity logic. This option may be useful, e.g., in critical process-control applications. It is not really needed in most end-user installations.

- 3. Memory protection, which usually also requires an extra bit permemory word, protects preselected areas of memory from usually orized users. This is done to protect system programs from overviological to protect time-sharing users from each other. Either all instructions referencing unauthorized memory locations, or STORE instructions only, cause interrupts which usually return control to an executive program (Sec. 3-11). Memory-protection hardware is operated by a set of special instructions, which permit the system programmer to "tag" selected memory areas for protection. The computer user is not directly concerned with these instructions.
- 4. Power-failure protection/restart: Low power-supply voltage causes an interrupt, and a service routine stores all processor registers safely in core memory before the power-supply capacitors can discharge. A restart routine makes it easy to restore the registers. With semi-conductor memories, a trickle-charged battery keeps the computer working while memory as well as register contents are saved on a disk or on tape.
- 5. Extra interrupts and/or more sophisticated interrupt logic (Secs. 5-9 to 5-16)
- 6. Hardware floating-point arithmetic is often a small accessory processor it is still fairly expensive but is potentially very useful (Secs. 6-12 and 6-13).
- 7. Automatic bootstrap loader is a hard-wired program to load system programs from paper tape or magnetic tape (Sec. 3-4b).
- 8. Indicator-light test switch: This small feature avoids surprises due to panel-light failures.

Other options will deal with improved or additional input/output circuits (Chap. 5), peripheral equipment, and software.

# REFERENCES AND BIBLIOGRAPHY

Consult the minicomputer reference manuals of various manufacturers for specific detailed instruction lists, execution times, and other hardware features. See also the bibliographies of Chaps. 1 and 6.

# CHAPTER 3

# MINICOMPUTER OPERATION AND SOME PROGRAMMING, WITHOUT ASSEMBLY LANGUAGE

# INTRODUCTION AND SURVEY

In this chapter, we describe the front-panel operation of small digital computers, including the most common procedures for loading, translating, and executing computer programs (Secs. 3-1 to 3-6). To squeeze the last bit of efficiency from the minicomputer hardware, we will have to learn some assembly language (Chap. 4), but many small computers do remarkably well with FORTRAN and BASIC, which are more convenient for general problem solving (Secs. 3-7 and 3-8). To make a general-purpose minicomputer center truly powerful and convenient, we must get away from paper-tape operation. The remainder of this chapter deals with the hardware (small disks, tape units, cathode-ray-tube/keyboard terminals) and software (executive systems or monitors) which make comfortable minicomputation possible; a discussion of on-line editing is included.

# CONTROL PANEL AND PAPER-TAPE OPERATION

- 3-1. The Operator's Control Panel. A typical minicomputer control panel (Fig. 3-1) will have the following controls and indicators
  - 1. A key-operated main power switch with three positions, ON, OFF, and LOCK PANEL. In the latter position, power is ON, but all front-

panel controls are ineffective—this keeps visitors from running computations by playing with the controls

2. Indicator-light fields, which display the contents of the paracipal processor registers for examination. Smaller machines may have only one indicator field, which can display different processor registers selected by a REGISTER SELFCTOR switch.




Fig. 2-1. A typical minicomputer control panel (Digital Equipment Corporation PDP-8 e a 12-bit machine). Individual indicator fields display memory address and data—a selector switch connects various processor registers or a set of status indicators, for display in the data field. Indicator fields and switch register are arranged in 3-bit groups to simplify octal-number interpretation.

- 3. A switch register or registers for entering binary numbers bit by bit into a processor register selected by a REGISTER SELECTOR switch or by the LOAD ADDRESS and DEPOSIT switches
- 4. Various switches.
  - (a) A REGISTER SELECTOR switch selects the processor register connected to indicator and/or switch registers.
  - (b) A LOAD ADDRESS switch loads the memory address register (in some machines also the program counter) with the number set into the switch register.
  - (c) A DEPOSIT switch loads the currently addressed memory location with switch-register contents

- 5. An EXAMINE (FETCH) switch fetches the contents of the currently addressed memory location into the memory data register for frontpanel display.
- 6. Controls for starting, stopping, and stepping processor operation.
  - (a) The START (RUN)/STOP switch starts the program with the current register contents
  - (b) SINGLE INSTRUCTION and SINGLE CYCLE switches for "stepping" the program one instruction or one processor cycle at a time; they are used for troubleshooting hardware or programs.

Additional controls and indicators may be provided. Some minicomputers have a READ IN switch for starting a paper-tape reader or even for automatic loading (Sec. 3-4). Sense switches on the front panel may permit the operator to modify a program while it is running (Sec. 5-8; in other machines, sense lines are available only in peripheral devices). As further aids in troubleshooting, there may be indicators for the current processor status, e.g., INSTRUCTION FETCH, EXECUTE, INPUT/OUTPUT, INTERRUPT, etc.

Some minicomputers have a front-panel CLEAR switch, which clears a selected processor register or registers and which may also send a clear pulse to the computer peripheral devices for clearing appropriate flags and/or registers.

Some machines (PDP-15) have an I/O instruction to read their front-panel switch register

during computation

The operator's control panel is used mainly for starting programs and for troubleshooting through examination of register contents and stepwise program execution. Original-equipment manufacturers (OEMs) using minicomputers with little reprogramming may wish to purchase machines without elaborate control panels; service technicians can then carry plug-in control panels for start-up and diagnostic work.

- 3-2. Typical Comrol-panel Operations. Please be sure to note that specific front-panel controls and their operation will vary somewhat for different computers—you must consult the operator's manual for your own machine. The following operations are typical:
  - 1. With the computer halted by the START/STOP switch, we can examine and change the contents of registers and memory locations. To examine a memory location, we set its address into the switch register and press the LOAD ADDRESS switch. The EXAMINE switch will now bring the contents of the addressed location into the memory data register for display.
  - 2. To lord a memory location manually, we set its address into the switch register and press LOAD ADDRESS. Then we set the desired binary number into the switch register and press DEPOSIT.
  - 3. It will be useful to examine or load successive memory locations. For

- this purpose, we must increment the memory address register between successive EXAMINE or DEPOSIT operations. Different minucomputers do this in different ways e.g.,
- (a) In the PDP-81, LOAD ADDRESS sets the address into the program counter as well as in the memory address reasser. Program counter and memory address are incremented after ever, **EXAMINE** or **DEPOSIT** operation




Fig. 3-2a. ASR-33 teletypewriter console. The paper-tape reader/punch is on the Edi

- (b) The more elaborate PDP-9 has special switch positions (EXAMINE NEXT, DEPOSIT NEXT) which step the memory address before fetching or depositing.
- (c) In the PDP-11, repeated operation of the EXAMINE or DEPOSIT switch steps the memory address register
- 3-3. The Console Typewriter. Most minicomputers are furnished with an ASR-33, ASR-35, KSR-33, or KSR-35 printer/keyboard (teletypewriter) manufactured by the Teletype® Corporation (Fig. 3-2). With the OFF/ LINE/LOCAL switch in the LOCAL position, the teletypewriter is disconnected from the computer and acts like a typewriter with the special character set shown in Fig 3-2h. In the LINE position, the keyboard

<sup>1</sup> ASR stands for Automatic Send Receive while KSR stands for Keybolud Send Receive ASR-37 has both uppercase and lowercase characters and pernuts 15 character sec operations. but it is substantially more expensive




Fig. 3-2h. ASR-33 teletypewriter keyboard. Note the following:

RETURN returns printer to start of current line

3-3

LINE FEED advances printer one line (without return unless RETURN is also depressed) FORM FEED advances printer to the top of a new page (without return)

The nomenclature on the extra keys is intended for communications applications, not for computing but the extra keys are useful

transmits 8-bit ASCII character sequences (Table A-9) to the computer, and the printer can accept and output ASCII characters... These machines can print up to 10 characters/sec. They produce only capital letters but do have two shift keys (SHIFT and CTRL), which produce special characters or control functions when depressed simultaneously with other keys (see also Fig. 3-2b). Some of these special functions will depend on specific computer programs; conventional interpretations are listed in Table A-7.

The ASR models have a slow (10 character/sec) paper-tape punch and reader; in the LOCAL mode, we can punch the tape from the keyboard or get printed output through the paper-tape reader. In the LINE mode, we can read paper tape into the computer or let the computer punch paper tapes. Program preparation with the console typewriter will be further discussed in Sec. 3-16.

ASR-33 and KSR-33 are designed "for intermittent light duty," and this means exactly what it says. Teletypewriters will not last long if you use them as line printers for long listings. Even the "continuous-duty" ASR-35 and the KSR-35 teletypewriters are really designed for use in communications offices, where they are rebuilt on a regular schedule. Altogether, teletypewriters are the most frequent source of minicomputer troubles, and repairs are not cheap. To save your teleprinter, we suggest substitution of a cathode-ray-tube/keyboard terminal for conversational input/output, this is also much faster and more pleasant to operate. Use the printer only when you really need hard copy, and keep the printer motor turned off as much as possible. If you require much hard-copy output, get a small line printer. The Digital Equipment Corporation DFCwriter (Fig. 3-3), which costs about as much as a KSR-35 and is faster and also mechanically

simpler, is another useful alternative. An IBM Selectric typewriter with an adapter base plate for computer control is another possibility

- 3-4. Loading and Running Simple Programs with Paper Tape. (a) Manual Loading. An executive program (which may or may not have some data attached to it) is, as we have seen, a sequence of multibit computer words. We might have such a program in binary form (or in the more convenient octal form, Sec. 1-4b) on a sheet of paper; we must enter the program words into appropriate (usually consecutive) memory locations in the computer. A simple-minded way to load the program is to use the front-panel controls.
  - 1. Select a memory location for the first program word (which could be an instruction or a data word) via the switch register and the LOAD ADDRESS switch.
  - 2. Load successive program words into consecutive memory locations with the aid of the switch register and the DEPOSIT switch, as shown in Sec. 3-2.
  - 3. Set the actual starting address (address of the first instruction) into the program counter via switch register and selector or DEPOSIT-switch

The program is now ready to run if we press the RUN switch. As the program runs, it will output data via the teletypewriter, paper-tape punch, or other peripherals. The program may also read input data (or additional input data) from the teletypewriter, paper-tape reader, measuring instruments, etc.

(b) Paper-tape Systems and Bootstrap Loaders. Practical programs can have hundreds or thousands of words. Manual loading is clearly impractical and programs are prepared (and stored for repeated use) on a computer-readable storage medical, usually punched cards, punched paper tape, or magnetic tape. These media are compared in Table 3-3. Most minimal computers are available with paper tape because this requires minimal



Fig. 3-3. The S2 500 type LA30 DECy tress chaops seven solenoid-driven printing wises in form different characterisets from a five by second matrix. There are relatively few pieces parts, and printing speed is 30 characteristics. (Digital Equipment Corporation)




Fig. 3-4. Medium-speed reader/punch for fanfold paper tape Read at 300 characters/scc, punch at 50 characters/sec (Digital Equipment Corporation)

peripheral equipment. The ASR-33 and ASR-35 teletypewriters, for instance, have built-in 10 character/sec tape punches and readers. These will do for loading (binary) program tapes and for infrequent problem preparation in applications requiring few such operations (e.g., special-purpose-system start-up, interpreter systems). For faster work, one usually buys a 300 character/sec reader and a 50 character/sec punch (Fig. 3-4), both for fanfold paper tape, which does not require rewinding (see also Table 3-3 and Sec. 3-9) Faster reel-type readers serve in special applications with long program or data tapes.

The operations needed to load words from paper tape into the computer memory will themselves constitute a computer program (paper-tape loader).




Fig. 3-5a. Paper tape with cight-channel ASCII code. This format is commonly employed for source-program tapes. Binary object programs are punched in different formats depending on the minicomputer word length. 12-bit words, for instance, can be coded into two paper-tape frames with channel 8 blank, while channel 7 indicates whether the word is meant to be a memory word or its address. The most economical object-tape codes contain only the starting addresses for recorded blocks of consecutive memory words, while others after nate words and their storage addresses. (Honeywell Computer Control Division.)

This is usually supplied on a short paper tape: The loader will read and load its own tape as soon as the first few instructions are in memory and is therefore called a bootstrap loader. The initial loading instructions can be loaded manually some computers protect them from overwriting with a special front-panel switch. We set the program counter to the first ler log-instruction address (usually printed on the loader tape) and press PEAD IN (o. RUN, depending on the computer) to load the loader. As a desnable option, some minicomputers have the entire paper-tape-loader program permanently in read-only memory.




Fig. 3-5b. International Business Machines Corporation 80-column punched-card code

Once the loader is in memory, we can load any program or data tape directly behind the loader program:

- 1. Place the tape in the reader (consult your manual).
- 2. Set the program counter to the first loading-instruction address
- 3. Press READ IN, or RUN (consult your manual)

An executable program thus loaded can now be started as soon as we set the program counter to the appropriate starting address. Some programs include a jump to the starting address as the last instruction loaded, so we can simply press RUN and go.

# MINICOMPUTATION: SOURCE-PROGRAM TRANSLATION

3-5. Programming and Program Translation. In Sec 3-4, we did not discuss preparation of new programs but only the loading and running of

executable machine-language programs. Indeed, with many special-purpose computer systems we may not er have to propare a program, for the system may come with "canned" programs on tapes, kindly furnished by the computer manufacturer or by a software house, for a variety of jobs. All we do is supply the data inputs, load, and run

Less specialized applications require us to create our own programs. It would be a cruel job to write programs in binary or even octal machine language, so we type and/or punch a source program in a programming language admitting a restricted set of stylized English and mathematical statements. A translator program then employs the computer itself to read the source-program character code and to translate our source-program statements into machine-language instructions and data words of an executable object program.

Translators will be rather formidable system programs supplied (one hopes) by the computer manufacturer. There are three types of translators:

- 1. An assembler translates an assembly language, most of whose statements correspond to machine-language instructions on a one-to-one basis (e.g., LOAD ACCUMULATOR WITH CONTENTS OF MEMORY LOCATION A, or LAC A).
- 2. A compiler translates a compiler language, which is closer to English-cum-mathematics and can include statements (e.g., formulas) which will each be translated into many machine-language instructions (e.g., FORTRAN, ALGOL, Sec. 3-7).

Each new computer type needs a new assembly language, and relatively simple mathematical and input/output operations can require substantial numbers of assembly-language instructions. But assembly-language programming (Chap. 4) can take the most efficient advantage of minicomputer hardware to save memory and time during execution. By contrast, some minicomputer compilers generate slow-executing code because both compiler and object programs are compromised by the small amount of memory available.

After an assembler or compiler is loaded, we load the source program (Fig. 3-6). The machine then produces either the object program (say on paper tape) in one pass, or the same or an intermediate tape is processed in a second pass (two-pass assembler or compiler). A third pass can produce a teletypewriter listing of both source program and machine code

If we have made a mistale in our source-language syntax, exceeded the available memory storage, used too large numbers, etc., the translator program will notify us of this fact by stopping and printing an appropriate error message on the teletypewriter. At this point, we will have the pleasure of doing the job over. If the program works correctly, however, we will have a storable "binary" object tape, which can be used again and again with new data, without any need for translation

Punching intermediate paper tapes consumes time (more time than tape reading in himost tape reader/punches). For this reason:

All modern two-pass assemblers are designed to read the original source tape a second time after the first pass, without any need for an intermediate tape. Some minicomputers (e.g., Roythcen 700 series) have a "conversational FORTRAN directly into the alchory, object-tape punching is optional.

A number of minicomputer manufacturers also furnish assemblers and/or compilers which can be run on a large batch-processing digital computer. The resulting minicomputer object programs will still be on paper tape, or possibly on cards




Fig. 3-6. Program translation and loading with a paper-tape system

Assemblers and compilers generate complete object programs for execution. Our third translation scheme works differently:

3 An interpreter translates one source-language statement at a time, executes the resulting machine instruction or instructions at once, translates the next statement, etc.

Interpreter translation is inefficient for "production programs" which are to be executed many times, since each execution will be slowed by translation. This is not objectionable in on-line conversational computing, where interpreter systems translate compiler-type source languages like BASIC and FOCAL (Secs. 3-8 and 7-3) Interpreters can also implement step-by-step emulation of computer instructions by the instruction set of a different computer.

- 3-6. Loading and Combining (Linking) Binary Object Programs. An independent binary object program loaded into core with our paper-tape loader should be ready to execute. Data for such a program may have been loaded together with the program, or the program contains instructions to get its data from peripheral devices, e.g., from typed input, from another paper tape placed in the paper-tape reader, or from instruments such as analog-to-digital converters. Program output will be obtained on the teleprinter, display, tape punch, etc., as specified by the program itself. Very often, though, we should like to combine a binary object program with other such programs. These may be user programs, perhaps modules of a larger program, or library subroutines supplied by the computer-manufacturer (e.g., floating-point arithmetic routines, sine/cosine generators, input/output routines). With a paper-tape operating system, all these programs and subroutine libraries will be on various pieces of paper tape, we would like to load them for combined execution. This will practically always impose two requirements:
  - 1. We must relocate binary programs so that they can be loaded into successive core-memory areas. This will mean changing both instruction addresses and memory-reference addresses.
  - 2. Since the combined programs will refer to one another (by supplying data and/or through jump instructions), we must find all such external references and provide them with the correct memory addresses.

To satisfy the first requirement, the object programs to be relocated must have been prepared by an assembler or compiler which generates relocatable code. That is, all memory references to addresses needing relocation are either specially marked—say with an extra word—or they are relative to the current program-counter reading, see also Sec. 4-18. To satisfy the second requirement, each program segment must list all its external references according to a specified convention.

To combine program segments satisfying these requirements, we first load a new system program called a linking loader and then the various object tapes. The linking loader will note the final address of each program segment, relocate the succeeding program, and supply the necessary linkage references. The combined program will be left in core ready for execution. Options,

usually selected by front-panel register or sense switches, while run the combined program as soon as it is loaded ("load and go") and to princh a binary tape for the combined object program. The linking loader will also type out *error messages* if it is prevented from doing its job by user errors such as faulty or missing external references; consult your minicomputer manual

3-7. FORTRAN Computations and Related Topics. Many engineers and scientists will be familiar with FORTRAN programming (or, especially if they live in Europe, with ALGOL, minicomputer operation will be quite similar). The principal features of the FORTRAN language are outlined in Table 3-1. Note that minicomputer compilers may implement only a subset or restricted version of the FORTRAN language available with larger machines; consult your minicomputer manual. But many minicomputers have remarkably complehensive versions of FORTRAN Minicomputer FORTRAN compilers are usually designed to minimize the core storage required for the compiler and for the compiled program at some expense in execution speed.

Normally, you will need a linking loader (Sec. 3-6) to load a compiled FORTRAN program or program segments with the computer manufacturer's "math library" of floating-point-arithmetic and function-generator routines; the linking loader will load only those routines actually called by your program. I/O routines are usually supplied by the compiler or by the compiler together with an executive program (Sec. 3-13).

Other compiler languages available with minicomputers (ALGOL, subsets of COBOL) are dealt with quite similarly.

3-8. Conversational Computing with Interpreter Programs. Conversational interpreter systems (Sec. 3-5) are especially easy to use with paper-tape-loaded minicomputers: Only the interpreter tape must be loaded, for the program itself will be supplied by the user on the telety pewriter or on a cathode-ray-tube/keyboard terminal.

The most popular conversational-interpreter language is BASIC, which is widely used in time-sharing systems. BASIC interpreters are available for many minicomputers. The Digital Equipment Corporation has developed another rather similar system called FOCAL (but DEC machines all come with BASIC interpreters as well). Both BASIC and FOCAL can be learned rapidly; both allow you to employ a minicomputer as a very versatile desk calculator and for real stored-program computation with loops, subroutines, etc. Such interpreters permit floating-point computation but usually only with six-decimal-digit precision (this is less than that available from most desk calculators) BASIC and FOCAL interpreters supply their own utility routines (e.g., for trigonometric functions) BASIC, unlike FORTRAN, permits operations with matrices. Both BASIC and

# TABLU 3-1. Minicolingu of FORTRAN Check List.

#### In FORTRAN

 Specification statements d, h., the properties of, and allocate storage to, named variables, functions, and arrays.

MINICONDUCTER OPERATION AND SOME PROGRAMMING

2 Arithmetic statements define computing operations which assign the value of an expression to a variable, e.g.,

3 Control statements determine the sequence of operations in a program,\* e.g.,

#### GO TO 17

4 Input/output statements specify input output operations.

FORTRAN is 'portable', i.e., the language is to a large extent independent of the processor and compiler used. Most minicompute: FORTRAN systems are subsets of USASI FORTRAN IV. But different minicomputers (and even the same minicomputers with different amounts of core) implement more or less complete FORTRAN systems. It will be necessary to check precisely on your particular minicomputer.

- 1 Are logical and/or complex type quantities admissible?
- 2 Representation of Real Constants: How many digits are accommodated? Are all possible formats, for example,

5E-02 0 05

0 5E-01 0 5E-1

5 0E-02

admissible? The same questions should be answered for double-precision quantities

- 3 Logical constants are .TRUE and .FALSE If no logical variables and operations are available, you can still employ the arithmetic if statement
- 4 Check on specification statements for declaring variables as real, logical, etc. In general integer names begin with it, J. K. L. M. or N
- 5. Check on the extent to v hich expressions can be used as subscripts for subscripted variables.
- 6 Relational Operators: .LT., .EE. .EO., .NE., .GT., .GE. Are all admissible? Are logical expressions admitted?
- 7. Check on the availability of each of the following control statements:
  - (a) Assigned GO TO ASSIGN 18 TO K
    GO TO K (3 4 18 21)

00 10 K (5 4 10 2)

(b) Computed GO TO I = 2GO TO (3, 18 21), I

The examples in (a) and (b) are equivalent to the unconditional GO TO 18

- (c) Arithmetic IF (arithmetic expression)  $n_1, n_2, n_3$ 
  - Program goes to statument number  $n_1, n_2$  or  $n_3$  if the specified expression is, respectively, less than, equal to or greater than zero
- (d) Logical is is (logical expression) (statement)
  - The specified statement which must be executable and neither a DO nor a logical is statement, is executed if the logical expression is true, otherwise, control transfers to the following statement. The logical expression might be a hardware sense line or switch output.

if (SenSE SVATCH 3) (Statement)

(e) DO N MIDEX =  $m_1, m_2, m_3$ 

n is a statement number  $m_1$  and  $m_2$  are the initial and final values of the integer index, and  $m_2$  is the increment of index. If  $m_3 = 1$ , one may write

DO n INDEX =  $m_1, m_2$ 

TABLE 3-1. Minicompler FORTRAN Check List (Careta a. ) ..

(f) CONTRICE STOP PAUSE n
PAUSE END STOP n

77

8 Check on the interpretation of READ and WRITE statements and device place of the computer peripheral devices may differ from those used vith beton-processed FOP FM VN systems on large digital computers.

9 Check on the library subroutines and special functions available with your FORTRAN system.

10 Can FORTRAN programs be linked to assembly-language programs (Sees. 4.20 ar. 3.5-26)?

11 Can FORTRAN be used for interrupt servicing (Sees. 4-16 and 5-16)?

FOCAL permit graphic output from cathode-ray-tube displays and digital plotters. Table 3-2 outlines the main features of the BASIC language; many good texts on BASIC programming are available (Refs. 8 to 11).

Some of the most useful minicomputer applications employ BASIC or FOCAL interpreters extended to incorporate input/output con.mands for operating measuring instruments, test-voltage sources, and process-control equipment (Secs. 7-3 and 7-5).

# TABLE 3-2. A Quick Reference Guide to BASIC.

This table was prepared by the software staff of the Hewlett-Packard Corporation for their 2000B (time-shared) version of BASIC (Re's 9 and 10). The complete BASIC system illustrated here is more than a simple algebraic-interpreter language, it permits array and metrix manipulation, limited string manipulation, some editing, file manipulation, and chaining (overlays) of program segments. Hewlett-Packard BASIC has also been extended to operate with displays and instruments (Sec. 7-3b). Nevertheless, completely untrained operators can use BASIC as a very simple "conversational calculator" by typing statements like

LET V1 - 75
LET B = V1 + 21

as commands, i.e., without statement woobers, and to obtain answers by typing, set

# PRINT B VI OPERATORS

Operators are used in the statements of a program-

Sample Statement	Purpose/Meaning Type		
100 A = B = C = 0	Assignment operator: assigns a value to a variable		
110  LET A = 0	May also be used without I ET		
$120 Z = X_1^2$	Exponentiale (48 in A2)		
130 LET $C5 = (A*B)*N2$	Multiply		
140  IF T5/4 = 3  THEN  200	Divida		
150  LFT P = R1 + 10	Add		
160  X3 = R3 - P	Subtract		
NOTE The numeric values used	in logical evaluation are, 'true" = ary 125/250		
number, "false" $= 0$	•		
170 H D=E THEN 630	Expression "equals" expression		

<sup>\*</sup> PDP-9 FOP IRAN IV Manual Digital Equipment Corporation, Maynard, Mass., 1968

78

TABLE 3-2. A Quick Reference Guide to BASIC (Co. 1996.d),

Example	$Pw_{\psi osc}$
180 IF $(D+E) \neq (2*D)$ THEN 710	Expression "does not equal" expression
180 IF $(D+F) < > (2*D)$ THEN 700	Expression "does not equal" expression
190 IF X > 10 THEN 620	Expression "is greater than" expression
200 IF R8 < P7 THEN 640	Expression "is less than" expression
210 IF R8> = P7 THEN 810	Expression "is greater than or equal to" expression.
220 IF $X2 < = 10$ THEN 650	Expression "is less than or equal to" expression
.230 IF G2 AND H5 THEN 900	Expression 1 AND expression 2 must both be "true" for composite to be "true"
240 IF G2 OR H5 THEN 910	If either expression 1 OR expression 2 is "true," composite is "true"
250 IF NOT G5 THEN 950	Total expression NOT G5 is "true" when expression G5 is "false"
260  LET B = A2  MAX C3	Fvaluates for the larger of the two expressions
270  LET B1 = A7  MIN A9	Evaluates for the smaller of the two expressions

# **STATEMENTS**

Programs consist of numbered statements The statements are ordered by number

Example	Purpose
300 CHAIN PROG 310 CHAIN SLIBR 320 COM A,B1,C(20) CS(72)	GETs and RUNs the program specified The current program is destroyed, except for COMmon variables Declares variables to be in COMmon, they can then be accessed by other programs Must be lowest numbered statements
360 DATA 99, 106 7 "HI" 310 DIM A(72)	Specifies data, read from left to right
400 END	Defines maximum size of a string or matrix  Terminates the program, must be last statement in a  program
375 ENTER #T 380 ENTER A,B,C 390 ENTER T,A,B,CS	Fills the first variable #T with the user terminal number and/or allows the user a specified number of seconds to reply (A), returns the actual response time B, and returns the value entered C,CS On time out, the response time is set to -256 On illegal input type, the response time is negated
400 FOR J=1 TO N STEP 3 500 NEXT J	Executes the statements between FOR and NEXT a specified number of times, incrementing the variable by a STEP number (or by 1 if STEP is not given)
330 GO TO 900	Transfers control (jumps) to specified statement number
412 GO TO N OF 100,10 20	Transfers control to the Ath statement of the statements listed after "OF"
420 GOSUB 800	Begins executing the subroutine at specified statement (See RETURN)
415 GOSUB N OF 100,10,20	Begins executing the subroutine N of the subroutines listed after "OF" (See RETURN)
340 IF A # 10 THEN 350	Logical test, transfers control to statement number if "true"
390 INPUT XS,Y2,B4	Allows data to be entered from terminal while a program is running
300 LFT A = B = C = 0 310 A1 = 6.35	Assigns a value to a variable, LLT is optional
360 RLAD A B C	Reads information from DATA statement
359 PI AD#3,A	See "Files"

IABIT 3-2 A Quick Reference Guide to BASIC (Co. in a. . ).

Example	$P_{i}\omega_{i}^{*}\gg 1$		
320 RIJMANY TEXT**!	Inserts nonexecutable remarks to a pro		
356 PIANT A,B,CS	Prints this specified values is ficilized for the individual are based as separators, 12 when sended one are table.		
358 PRINT	Causes the teleprinter to advance one line		
395 PKINT ≠ 3 A	See "Free."		
380 RESTORE	Permits rereading data without rerunning the program		
385 RISTORE N	Per nits data to be reread, beginning in statement \		
850 RETURN	Subroutine exit transfers control to the statement following the matching GOSUB		
410 ST OP	Terminates the program, may be used anywhere in program		

## STRINGS

- 1 A string is 1 to 72 teleprinter characters enclosed in quotes, it may be assigned to a string variable (an A to Z letter followed by a S)
- 2 Fach string variable used in a program must be dimensioned (with a DIM of COM statement) if it has a length of more than one character. The DIM sets the physical or maximum length of a string.
- 3 Substrings are described by subscripted string variables For example, if AS = "ABCDEF," then AS (2,2) = B, and AS (1.4) = "ABCD"
- 4 The LEN function returns the current string length, for example 100 PRINT LEN (AS) This length is the logical length

Example	Purpose
10 DIM AS (27)	Declares the maximum string length in characters
201 E F AS = "**TEXT 1"	Assigns the character string in quotes to a string variable
30 PRINT LEN (BS)	Gives the current length of the specified string
105 IF AS = CS THEN 600 110 II BS # XS THEN 650	String operators They allow comparison of strings, and substrings, and transfer to a
115 IF NS(2,2) > BS(3,3) THEN 10 120 IF NS < BS THEN 999	specified statement. Comparison is made in
125 II' PS $(5,8) > = YS(4,7)$ THEN 10	ASCII codes, character by character, lefe to right until a difference is found. If the strings
130 IF XS < = ZS THEN 999	are of unequal length, the shorter string is considered smaller if it is identical to the initial substring of the longer
205 INPUT NS	Accepts as many characters as the string con- hold (followed by a return). The characters need not be in quotation marks if only one string is input
210 INPUT NS XS.YS	Inputs the specified strings, input must be in quotes, separated by commas
215 READ PS	Reads a string from a DATA statement string must be enclosed by solving
220 RTAD # 5, AS.BS	Reads strings from the specified file
310 PRINT #2, AS,CS	Prints strings on a file

# **FUNCTIONS**

Functions return a numeric result, they may be used as expressions or pares of expressions. PRINT is used for examples only, other statement types now be used.

TABLE 3-2 A Quick Rob., The Guide to BASIC (Command).

3-8

is the programmer to define functions, the full elabel $X$ must be a letter from $X$ to $X$ the absolute value of the expression $X$ the constant $e$ raised to the proper of the expression value $X$ , in this example $e \in X$ the litigest integer $\leq$ the constant $X$ the natural logarithm of an expression, expressions have a positive value ates a random number greater than or equal to $X$ less than $X$ , the argument $X$ may have any value the square root of the expression $X$ , expression
the constant $e$ raised to the prover of the expression $X$ , in this example $e \in X$ the largest integer $\leq$ the $e$ pression $X$ the natural logarithm of an expression, expressions thave a positive value rates a random number greater than or equal to diess than 1, the argument $X$ may have any value the square root of the expression $X$ , expression
value X, in this example let X the largest integer ≤ the contission X the natural log arithm of an expression, expressions have a positive value rates a random number greater than or equal to I less than 1, the argument X may have any value the square root of the expression X, expression
the natural log arithm of an expression, expres- must have a positive value ates a random number greater than or equal to I less than I, the argument X may have any value the square root of the expression X, expression
must have a positive value attended or equal to ates a random number greater than or equal to I less than 1, the argument X may have any value the square root of the expression X, expression
I less than 1, the argument X may have any value the square root of the expression X, expression
the square root of the expression. X, expression.
have a positive value
the sine of the expression X X is real and in ans
the cosine of the expression $X^*(X)$ is real and in ins
the tangent of the expression $X/X$ is real and in ans
the arctangent of the expression X, X is real, it is in radians
the current length of a string AS i.e., number of acters
1 of $X > 0$ , 0 of $X = 0$ , $-1$ if $X < 0$
to the specified position X then prints the field value A. Used for plotting
current minute $(X = 0)$ hour $(X = 1)$ , day $(X = 2)$ , ear of century $(X = 3)$
irrent X is negative, gives the type of detain a file mumber, 2 = string, 3 = 'end of file' 4 = "end reord", or if argument X is positive gives the of data in a file as 1 = number, 2 = string

# MATRICES

Absolute maximum matica size is 2,500 elements. Matrix veriables must be a single letter from A to Z

Sursple Statement	$Pui_{\mathcal{F}}ose$
(1) DIM A (10, 20)	Allocates space for a matrix of the spacefied dimensions
15  MAT X = 10  R (M, M)	Establishes an identity matrix (v.l. all 1s do n the da onal). A new working size (M. Milean be specified
2, MAT B = $ZI$ -R	Sees all elements of the specified multiple equal to 0
25  MAFD = ZEP(MIN)	A new working size (M,N) the job type had after ZFR
30 MAT C = CO's	Sets all elements of the specified main required?
55 MAT L = CON M No	A rick working size (MIN) may Elistics fied after CON
40 INPUT A(5.5)	Also vs input from the teleprinter of a might specified in itriviolement.
45 MAT INPUT A(4.1),	Alter is input of an entire neative from the telephonic rainew working size can be succified.
50 MAT PRINEA	Prints the specified matrix on the telephone to

7 ADI E 3-2 A Quick Reference Guide to BASIC (Consecution)

and the second section of the	Contract to the contract to the contract of th
Sample Statement	$P_{z^{\alpha}f^{\sigma}z^{\alpha}}$
55 PRINT A(X,Y)	Priors the specified extremt of under a prior trace of a color of the
60 PRINT #2, A(1.5)	Prints matrix element on the specified fill
65 MAT PRINT #2,2 Å	Prints mains on a specification of record
70 MAT READ A	Reads matrix from DATA statements
75 MAT READ A(5,5)	Rends matrix of specified size from DATA stote to as
80 READ A(X.5.)	Reads the specified matrix element from a DATA state-
85 MAT READ #3, A(I,J)	Reads matrix from the specified file, he s working size can be specified
90 MAT READ #3,5, A	Reads matrix from the specified record of a file
100  MAT C = A + B	Matrix addition. A and B must be the same size
110  MAT C = A - B	Matrix subtraction A, B and C must be the same size
120  MAT C = A * B	Matrix multiplication, number of columns in A must equal number of rows in B.
130  MAT A = B	Establishes equality of two matrices, assigns values of B to A
140  MAT B = TRN(A)	Transposes an $n$ by $n$ matrix to an $r$ by $m$ matrix
150  MAT C = 18  V (B)	Inverts a square matrix into a square matrix of the same size, matrix can be inverted into itself

# FILES

A FILE = a named storage area of from 1 to 128 records Maximum size varies with systems

A RECORD = 64 words of memory

A NUMBER = a data item using 2 words of memory
A STRING = a data item using about ½ word of memory per character

Example	Purpose
OPE-MYFILE,80	Opens a file with a specified name and size
KIL-MYFILE	Removes the specified file
10 FILES BUG, GANG	Declares which files will be used in a program. Up to 4 FIUFS statements with a total of 16 files per program. Files must be OPEned first.
2µ PRINT∦N A,B	Prints the specified values A B on a specified file at the current position. Files are numbered from I as they appear in the FILES statements
30 PRINT #X V A,B,CS	Prints the specified values on a specified record Y of a file X
40 PRINT 3,5	Erases the specified record of a file
70 READ#1 A.B2	Reads the next values of a specified file into the specified variables
8/3 READ #2,3 A,B	Reads values from the baginning of a specified record of a file into specified variables.
185 RLAD # 5,3	Resets the pointer for a file to a specified record
190 IT END - NITHEN 570	Transfers conductors is not find stronger of an end-of-file occurs on a specific of a

# COMMANDS

Commands are executed immediately, they do not have statement numbers

Example	Ригрозе	
APP-PROGI BYI	Appends the named program to the curren Logs the user off his terringal	pregrer

TABLE 3-2 A Quick Reference Guide to PASIC (Cor. 1 (21))

Example	Purros
CNT	Lists the names and lengths of user library programs
CS-1	Sives the current program in service up led form
DEL=100	Deletes all statements after and inc't ding the specified ones
DEL-100,200	Deletes all statements between and including the specified ones
ECH-OFF	Permits use of half-dupley coupler
ECH-ON	Returns user to full-dapley mode
GFT-SAMPLE	Retrieves the program from the user's library and makes it the current program
GET-SPROG	Retrieves the program from the system library
HEL-D007,B·G°	Logs the user onto his terminel. User must give I D code and password
KEY .	Returns terminal to keyboard entry after TAPE command
KIL-SAMPLE	Deletes the specified program from the user's library (does not modify the current program)
LEN	Lists the current program length in words.
LIB	Lists the names and lengths of system library programs
LIS	Lists the current program, optionally starting at a specified statement
LIS-150	number and stopping at a specified statement
LIS-100,200	
NAM-SAMPLE	Assigns the name to the current program name may consist of one to six printing characters
PUN PUN-50 PUN-100,200	Punches the current program to paper tape optionally starting at a specified statement number and optionally stopping at a specified statement
REN-50 REN-50,20	Renumbers the current program from 10 (optionally from a specified statement number) in multiples of 10 (optionally in multiples of a specified number)
RUN RUN-50	Starts executing the current program optionally starting at a specified statement number
S1V	Saves the current program in the user's library.
SCR	Erases the current program (but not the program name)
1AP	Informs system that input will now be from paper tape
TIM	Lists terminal and account time

# CONVENIENT VERSUS INCONVENIENT OPERATING SYSTEMS

3-9. Introduction. Paper-tape operation, as described in Secs. 3-1 to 3-6 is a reasonable way to operate minicomputer systems dedicated to a small task or to only a few different tasks. But for general-purpose computation requiring frequent creation, translation, loading, correction and another cation of different programs, paper-tape operation presents an untenable situation, even with high-speed paper-tape readers and punches. Louding and compilation with an ASR teletypewriter alone can take hours even for relatively small FORTRAN programs. We will need a system which can quickly read, store, and retrieve system programs (loaders, assembler, compiler), source programs, and object programs without so many repeated manual loading operations. Above all, we should like to load, combine, and execute programs automatically or on typed commands. This is made possible by an executive program (sometimes called a monitor system) in conjunction with magnetic disk, drum, or tape storage of system and library programs, user files, and intermediate translator outputs. In addition, it will be a good idea to supplement the failure-prone, slow, and noisy teletypewriter with an inexpensive cathode-ray-tube/keyboard terminal.

3-10. Magnetic Disk, Drum, and Tape Storage. (a) Storage Require soils and Operations. Minicomputer system programs, such as assembleis and compilers, typically require several thousand words each. Additional thousands of words will be required for library programs (frequently used arithmetic, function-generator, and input/output routines), stored uset programs, and user programs in the intermediate stages of a translation process For general-purpose computation on minicomputers with 8K to 32K of core memory we will, moreover, "chain" successive segments of longer user programs stored on a disk or tape: We load and execute the first program segment, keep some intermediate results in core, load and execute a second program segment, etc.; such program segments are known as successive core overlays. Many applications also involve creation of permanent or intermediate text or data files with many thousands of words Altogether, general-purpose minicomputation will require between 30K and several million words of mass storage, which should be accessible without manual loading operations. Since mass core storage is too expensive for minicomputers (of the order of \$0.30 per 16-bit word), disk, drum, and/or magnetic-tare storage is used

Megnetic mess-storage systems are compared in Table 3-3. Fixed-load rotating disks and drume have the highest data-transfer rates and, such they can access any storage location within one revolution, also the shaceess times. Disks are, therefore, best for storing system programs intermediate output. Small disks are, moreover, meyon and (above excess)

J' i E 3-3. Comparison of Minison past Lapat Output Storage Media and Periphasis.

	PAPER TAPE		MAGNETIC TAPL Synchronous (continuous) operation			FIXED- HEAD
	ASR-33 tele- typewriter	Mediam-speed reader/punch	Cassaite' Cartridge	DECtape	Standard (IBM-com- pa ble) tape	DISKS AND DRUMS
). chat esters/sec	10	300 READ 50 PUNCH	500 5,000	10,000	6,603- 60,000	40,000- 360,000
-bit v ords/sec	5	150 READ 25 PUNCH	250- 2,500	7,590 (12-bit words) 5,000 (18-bit words)	3,000- 30,000	<b>20,0</b> 00- <b>1</b> 80,000
me to read 1,000 16-bit words (object programs)	200 sec	7 500	0.4- 4 sec	133 msec (12-bit words) 200 nises (18-bit words)	30- 300 mscc	6- 50 msec
me to read 1,000 typical 20-character line- (source programs for assembly or compilation)	2,000 sec (over 30 min)	70 sec	4- 40 sec	2 sec	0 3 3 sec	500 msec
ces i time			12- 150 sec	up to 100 sec	up to 240 sec	8 17 msec
stal storage (16-bit words in one cost)	_	_	50K- 250K	100K 18-bit words or 150K 12-bit words	200K- 2M	30K - 600K
pical price (combined siput/output unit and interface)	\$300 more than KSk-33	\$3,000	\$300- \$3,000	\$3,400- \$9,700*	\$5,000- \$13,000	\$6,000 - \$30,000

One \$7,400 interface can serve up to eight transports

for 30K words), but magnetic tape on removable reels is cheaper for larger amounts of storage. Small and larger disks are often combined with magnetic tape so that different programs or data can be loaded from removable tape reels. There are also disk systems with removable disks or disk cartridges and combinations of fixed and removable disks.

Disk, drum, and magnetic-tape interface hardware and operations are described in Table 5-2. Blocks of computer words are almost always transferred directly from or to the computer core (or semiconductor) memory. Input/output programs are fairly involved, but they are usually supplied by the computer manufacturers. The user/programmer simply sees before areas in the computer memory, i.e., blocks of memory locations whose contents will be transferred to or from mass storage. Each buffer is identified by its starting address and size (word count), header v ords in each storage block may identify the block by a name and specify word count and addresses of succeeding or preceding blocks. To safeguard the large

amounts of information handled, mass-storage system as being or ploparity checks (Sec. 1-4c) on each partial word (by c) treases a conditional parity check for each multiword block.

(b) Disk and Drum Systems (see Fig. 3-7). Disk and doon spaces record data words in solid form: i.e., successive bits are recorded on to the



Fig. 3-7. A complete mineotopiter system with a 500 character, see paper-tape reader disk memory (top right), and a 15 700 character see magnetic-tape transport. A cord reader is seen on the table at left. (Hewlett Pockard 2100A computer)

the magnetic film passes under a record read head (see also Sec. 1-3). Magnetic drums, and most small disks, have fixed heads for individual data tracks. Moving-head disks require fewer heads, but they must be positioned quickly and accurately by expensive mechanisms. Storage addresses on disks and drums refer to the track and to timing marks on special timing tracks. The program usually establishes a directory table value is the specific timing-track readings corresponding to the starting words of named blocks.

(c) Magnetic-tape Systems. Unlike disks and drums, magnetic-tipe systems store several bits of a partial word (byte) in porallel across the tipe. Parity can be checked across the tape (nanscense parity) and for 1% 18 of

data along the tape (long) alical painty)—Formatted tape employs a prerecorded timing track or tracks to find blocks of data by reference to a directory table, just like a disk.—Unformatted tape has no timing track, and the header word of a desired block must be found by scanning the tape.—Incrementaltape-systems start and stop the tape for individual words, but most magnetictape units stop only at record gaps between blocks of words.—Start and stop times are between 1 and 20 msec—The better tape transports can read or write backward as well as forward.—The beginning and end of each tape are usually marked by reflective markers sensed by tape-transport hardware.

Blocks of data on tape can be of fixed or variable length. To update a block of data on tape will require *two* tape transports unless one is sure that the new data will fit the old block.




Fig. 3-8 4-in reels of this type CO-600A LINCtape system hold about 100,000 16- or 18-bit words, prerecorded timing tracks address blocks of data. Transfer rate is 4,200 words/sec at 60 in sec, with 30 sec maximum access time. A thin Mylar layer over the tape oxide protects both oxide and heads. Phase recording on nonadjacent duplicate data and timing tracks and capstan-less simplicity make such a seems very reliable. (Computer Operations, Inc. Beltsville, Maryland.) Digital Equipment Comporation DECtape is similar.)

Small capstan-less formatted-tape units like that shown in Fig. 3-8 (see also Table 3-3) employ duplicate data tracks for redundancy checks, have very handy small reels, and are reliable and inexpensive, an excellent choice for minicomputers. Standard unformatted-tape (IBM-compatible) systems are somewhat faster and can store more data, but they are also more complicated and expensive; we would use them with a minicomputer only if tapes must be transferred from or to a larger digital computer (Fig. 3-7).

Unformatted-tape systems record either 9 or 7 bits across the tape (1 bit will be a parity bit). Figure 3-9 shows a typical arrangement of data blocks, record gaps, and longitudinal check characters.

(d) Tape Cassette/Cartridge Systems. Tape cassette/cartridge units (Fig. 3-10) are slower than other type systems but are so convenient to mount and change that they should be an excellent replacement for punched paper tape




Fig. 3-9. Attrangement of data on nine-track tape. Tape records, corresponding to conbuffers accommodating some reasonable amount of information (teletypewriter line) have between 4 and 8,192 eight-bit characters, each character comes with a right bit (transfer expantly bit). Each record is terminated by three all-zero lines (end-of-record gap) and character, three more zero lines, and a longitudinal-parity-check character. This is followed by a record gap at least 0.6 in long. A file is a group of records terminated by a 3-th gap followed by a file mark comprising an end-of-file character and a longitudinal-parity-check character.

in many computer systems. Since the small reels have limited storage, and also to speed access, one usually employs multiple cassette drives. Both formatted and unformatted tape are used, and a wide variety of systems exists (Table 3-3). Access times are a little slow for serious operating systems. Cassettes might be replaced by simple "flexible" disks.

3-11. Keyboard Operating Systems with Mass Storage. With a mass-storage system (we hope it is a disk), we are ready for respectable general-purpose computation. We initially use paper tape or magnetic tape to load




Fig. 3-10. Minicomputer with dual tape cassette units. Each unit stores 250 000 erglic bat bytes on 300 ft of formatted tape at an 800 bit in density. Transf. Access 30 (bytes see of 3 at see tape speed, fast-rewind speed is 90 in see. (Interdara, Inc., Model 1 comp.)

83

an executive program (sometimes called a monitor system), different manufacturers employ different terms). This is a system program which announces its presence by typing EXEC or MOMITOR on a teletypewriter or display and then waits for keyboard commands. The executive program responds to an interrupt (Sec. 5-9) when a key is struck, reads keyboard commands, and branches to an appropriate subroutine for loading and/or executing programs stored in core or in mass storage. To save core storage, only the portion of the executive needed to recognize keyboard commands is permanently stored in core (resident executive, resident monitor) and serves to call the various loading and service subroutines of the executive program from the system disk or tape. The minicomputer user does not need to study the detailed operation of the executive program; he need only consult the computer manufacturer's manual for the available list of keyboard commands and options.

Suppose that we have an edited FORTRAN source program stored on the system disk under the file name MYFILE. We want to compile this program, combine it with a binary object program available on paper tape, load, and execute. We will assume that the necessary system programs (compiler and linking loader) are available on our system disk; with small disk systems, assemblers might have to be loaded from paper tape or magnetic tape as needed. The following conversational-programming sequence will exhibit typical features of minicomputer keyboard-executive operation. Please note that specific features, codes, and rules will differ from system to system; consult your minicomputer manual.

1. When the executive is loaded and ready, it types out

## EXEC

We now type

## **FORTRAN**

to call the FORTR 4N compiler from the system disk.

2. The executive loads the compiler and responds with

# FORTRAN LOADED OUTPUT?

We want to give the compiler output the file name CPUT for reference and store it on the system disk for loading and execution, we type

## DISK 1/CPUT

We could also have saved CPUT on a library tape (Sec. 3-12) by typing, say, TAPE 3/CPUT Paper-tape output could also be specified, but is usually a compiler option (see below)

3. The system nort asirs

## INPUT?

We specify the compiler input by typing

# DISK TIMYFILE

4. The system now as is us to spatify on prior aptions

#### FORTRAN-OPTIONS?

We type an option code (if any), and then a carriage return to start compilation.

Compiler options could include preparation of a binary object-program paper tape, printing a symbol table, and or printing a listing. The compiler will use the system disk for quick storage and retrieval of intermediate output.

5. The system completes compilation and saves the output (CPUT) or, if compilation is unsuccessful, prints error diagnostics. Return to executive control is announced with

#### EXEC

We call the linking loader by typing

# LOADER

6. The system loads the linking loader and asks for input.

#### LOADER-INPUT?

We specify

## DISK 1/CPUT: READER

and place our second object program (which was on paper tape) in the paper-tape reader, pushing an appropriate button to clear the reader interface (Table 5-2).

7. The system asks

#### LOADER-OPHONS?

We type an option code asking for 2 in bined object tape, a memory-map printout, and/or LOAD AAD GO to execute the combined program (we could also start execution with the computer front-pench switch or by typing RUN)

8. After execution, the system returns to monitor control and types

EXEC

We can, if we wish, save the conbined program by giving it a file name, say NUFILE, and typing

## SAVE TAPE 1/NUFILE

If we no longer need our source program MYFILE we can delete it by typing

# DELETE DISK 1/MYFILE

To save MYFILE on a library tape, however, most operating systems require us to call another system program (copying program, peripheral-interchange program) specifically designed to copy files from one peripheral device onto another. Such a copying program must be given format information (binary, ASCII on paper tape, etc.). Other service programs callable from the system disk or from a library tape include listing programs, editors, debugging programs, extra assemblers and compilers, etc. (see also Secs. 3-12, 3-16, and 3-17). Hardware-diagnostics programs are usually loaded separately from paper tape, not through the executive.

The better executive programs can also be called from user programs, which may request loading and saving of specified files. This permits, in particular, successive core overlays of chained-program segments. Each program segment can call other overlays by simple external references (such as CALL SEGMENT 3 in FORTRAN), whereupon the resident executive causes loading of the desired segment. Such systems will, in general, include a special linking loader ("chain loader"), which loads all program segments (and all required library routines) of a chained program together as one big file onto a disk or tape prior to execution.

3-12. More Operating-system Features. (a) Input/Output Control System and Device Assignment (see also Secs. 5-27 to 5-32). Since the executive program will, in any case, comprise many input/output routines, most software systems incorporate their entire library of standard I/O routines (device drivers or device handlers for the most frequently used peripheral devices) with the executive program. All user-program requests for these device drivers take the form of system macros (like FORTRAN READ and WRITE statements) or subroutine calls linked through a portion of the executive program usually called the input/output control system (IOCS). The user need not write or know any details of I/O programs but only the simple calls on IOCS (Secs. 4-20 and 5-31)

In our description of keyboard-executive operation (Sec. 3-11), we referred to I/O devices for the executive, compiler, and loader by actual device names, such as DISK 1, TAPE 3, etc. In a more elaborate system, it is preferable for system and user programs to employ logical device numbers. Thus, in the FORTRAN statement

READ (2, 12)

the device number 2 could be made to refer to the paper-tape reader or to a selected magnetic-tape transport by a device-assignment command in the executive program without any change in the user program (it is eighted pendent I/O programming). Similarly, any tape transport of the substituted for the system disk, magnetic tapes could be loaded for any one of several tape transports, etc. Device assignments can be changed by new entries in a device-assignment table in the executive program, there may be different device assignments for different system and user programs

Users can ascertain the current device assignments for, say, the FORTRAN compiler by typing a request like

# REQUEST FORTRAN ASSIGNMENTS

(this might be contracted into an abbreviated code). The system will answer by typing out device assignments, say

SYSTEM DISK 1 (intermediate-pass storage)
INPUT TAPE 3
OUTPUT PAPER-TAPE PUNCH
2 PAPER-TAPE READER

The user may then change device assignments by a typed command like

## ASSIGN TAPE 4 TO INPUT

for use in his compilation, but the standard device assignments will be restored the next time the compiler is loaded (see also Sec 5-31d)

- (b) System Generation. A minicomputer system with an exceetive program will need a special system program called a system generator, which tailors the executive program to a specific minicomputer configurate—at the time the system is installed or modified. The system generator (supplied by the manufacturer on paper tape or magnetic tape) loads the skeleton executive program and completes it through a conversational sequence in which the user is asked to type in his memory size, his interrupt-system options, and a list of his peripheral devices. This procedure generates a system tape (paper tape or magnetic tape), which is saved and serves to refresh the system disk (if any).
- (c) File Manipulation. Our example of executive-program operation included several instances where a program was saved on (or retrieved from) a "file-oriented" mass-storage device (disk or magnetic tape). A file is a block of instructions and/or data on a disk or tape usually ending with an engl-of-file code and starting with a file header, which is a set of recide comprising the file name and various information about the file. Each tope or disk will have a directory table listing all files stored (and, on disks and formatted tapes, also their addresses). One file can contain several programs or sets of data, but these will not be listed separately in the directory table; they must be found by scanning the file for record-head. Deads

The executive program has Gle-manipulation commands, such as

3-13

FIND DELETE
SAVE REMANE

LOAD READ HEADER

each followed by a device number (or name) and a file name. Note that SAVE, DELETE, and RENAME involve operations on the directory table as well as on the file. A keyboard command such as

DIRECTORY (device number or name)

will cause typing or CRT display of the directory table for the named device Certific or updating a file involves two files and is usually accomplished by a copying program (per.pheral interchange program) called by the executive.

Other file-manipulation operations include sating and retrieting specified core areas and protection of specified files against deletion or overwriting. Assembly-language operations or named files (or named blocks in a file) are done with the aid of READ and WRITE IOCS subroutines or macros (Secs. 4-20 and 5-31). The first READ or WRITE must be preceded by an OPEN FILE (device, file name) subroutine or macro, which reserves a core buffer for communication with the file and may initialize some I/O operations. After the user's program is finished with the file, a CLOSE FILE (device, file name) subroutine or macro dismisses the buffer and enters the file name, if it is new, into the device directory.

3-13. Real-time Executives and Batch-processing Monitors. The executive program described in Secs. 3-11 and 3-12 was specifically designed for keyboard-controlled general-purpose computation. In review, we see that the executive's main task is to call specified stored programs and data in response to interrupt-service requests from the keyboard. With the addition of IOCS to the executive, it also handles user-program requests for routine 1/O service.

In many important applications, minicomputer systems must execute program sequences for reading instruments, processing data, or implementing control actions in response to interrupt requests from real-time clocks, sensors, or control logic as well as in response to keyboard commands. As executive program extended to handle such real-time service requests is known as a teal-time executive (or real-time monitor). The real-time executive will again comprise IOCS, plus statemen interrupt-service sub-rectimes with entry points for user-written service programs. The user will write his service programs and label them for reference by the executive program, which adds the tedious routines of the skeleton interrupt-service programs, such as saving and restoring registers, I/O drivers, formatting, etc. (Sees. 5-27 to 5-32). The executive program will assign initial

interrupt-service priorities, which can be changed by cert in user progress (Sec. 5-14)

CAT 40 JULY HER MEYBOAKS THROUNAIS

An example would be executive-program control of a immediable system which must (1) perform routine data logging at clock-determined times, (2) compute sorite statistics from the data (2) control valves on perscriptly voltages supervised by temperature or voltage sensors and (4) respond to overload matrix.




Fig. 3-11. A cathode-ray-tube/keyboard terminal for alphanumeric input/cuiput (Delta Data Systems, Inc)

Another type of executive program (needed less frequently with mini-computers than with large digital computers) is a batch-processing monitor. Batch processing involves execution of multiple programs transcribed onto magnetic tape or a disk from punched cards or paper tape. Each program will have a priority code determined by the arrival time, urgency, and program length. The batch processing monitor must load and execute the various programs, to bether with any needed library routines and data files, according to some processing monitor must also make a record of the time and resources spent on each program.

3-14. Cathede-ray-to 22/Reyboard Technianly at 10ther Peripheral Devices. The convenience of a Leyboard operating system is greatly enhanced if we use the slow, noisy, and trouble-prone teletypewriter only when hard copy is really wanted and employ a cathode-ray-tube/keyboard terminal (Fig. 3-11) for communicating with the computer (and for program preparation and debugging, Secs. 3-16 and 3-17)

94

Typical CRT/keyboard terminals display 40 to 48 forty-character lines on a standard television monitor. This is inexpensive and quite satisfactory for most assembly-language and FORTRAN programming. If much text or tabular material is to be displayed or if the system handles programs prepared by or for a larger digital computer, then 80-character lines are preferable. An 80-character line can display a complete 80-column punched-card image or a complete 72-character teletypewriter line

The pattern for each ASCII character is generated by table lookup in a MOSFET read-only memory (Sec. 1-14). The display character sequence is periodically refreshed by a serial (MOSFET-shift-register) memory. Most such terminals are *teletypewriter-compatible*; i.e., they connect to the serial teletypewriter interface on a minicomputer or communication system. It is usually possible to speed up the shift-pulse rate of such an interface when the much faster CRT/keyboard unit is substituted for a teletypewriter.

CRT/keyboard control keys are similar to those on teletypewriters but can have more pleasing and convenient arrangements. A blinking cursor, which can be moved up, down, left, or right by control keys, indicates the current point for character entry.

Other minicomputer peripherals include small line printers, card readers, and pencil-mark readers. Graphic CRT displays and graphic plotters will be discussed in Secs. 7-8 to 7-12

2-15. A First Look at Minicomputer Time Sharing Hands-on on-line computer operation, especially with CRT/keyboard terminals is a treniendously effective way of working for people. It is also a very inefficient operation for the computer, which tends to be mostly idle while the operator thinks about the next step, scratches himself, or interprets results. It is surely one of the finer features of the inexpensive minicomputer that it still permits this type of operation to be cost effective (conversational computation on a larger machine must be time-shared). Nevertheless especially in a research organization, a good on-line computing facility creates its own scarcity. Given a chance for creative "play" with the on-line computer, research workers may feel constrained not so much about cost but by the nagging feeling. "I am depriving Joseph Blow of compiler time." For this reason, some sort of time sharing is psychologically as well as economically indicated. Time sharing may also be attractive where a minicomputer supervises a relatively slow-moving experiment or process and is largely idle between operations.

Executive programs like those described in Secs. 3-11 and 3-13 can be readily extended to provide foreground/background programming. This is the simplest way to time-share the computer between two programs. The lower-priority background program is interrupted by keyboard, clock, or other device requests for the foreground program, which is entirely interrupted inven. To prevent either program from overwriting the other, it is best to establish memory boundaries with memory-protection hardware (Sec. 2-15), which interrupts the guilty program before any harm is done. In any case, serious program changes must usually wait until both programs are finished. Some types of programs can coexist nicely (Ref. 11). More ambitious multiuser time sharing requires program swapping from a disk, which is usually controlled by a second immediately (Sec. 7-13).

# PROGRAM PREPARATION, EDITING, AND DEBUGGING

3-16. Program Preparation and Editing. (a) Off-line Paper-tape and Card Punching. The most primitive way to prepare a FORTRAN or assembly-language program for a minicomputer is with the built-in punch of an

ASR-type teletypewriter. An advantage of this procedure is the till can be done off-line if a second teletypewriter is available for the computer melf Limited editing can be done with the aid of the teletypewriter ROBOUT For The result is, generally speaking, a mess, although the computer can retype a clean copy of the program later; it is very hard to keep track of successive program corrections. Patching paper tapes for corrections is, essentially, impractical.

Contentional punched-card program preparation is preferable to such teletypewriter operation, assuming that a card punch and reader are available. The advantage of punched-card operation is that individual eards can be corrected. Punched-card operation is also employed where assembly or compilation of minicomputer programs is done with a larger digital computer

(b) Editor Programs. Most minicomputer program preparation is done with the aid of editor programs loaded from paper tape, from magnetic tape, or from the system disk. The text to be edited (program or data, usually in ASCII-character format) comes from a teletypewriter, CRT keyboard, or paper-tape reader, or from an unedited file on a magnetic tape or disk. The editor program moves this text to an edited file or output device by way of a working area (variable-length text buffer) in core. The text in the working area is printed out by a teletypewriter or (preferably) displayed by a CRT/keyboard terminal and can be modified, deleted, or added to by means of the teletypewriter or CRT keyboard. This is very convenient but, unfortunately, ties up the computer itself for on-line editing

In the input mode (text mode) of a typical editor program (Ref. 12) the user can type on the current text line and delete individual characters, or the entire line, with control keys. The working area to be edited may be the last line typed or a block of lines. Text may be output from the calking area line by line (after each line-feed/return), or an entire block may be output on command.

A control key switches the editor program between input mode and command mode. In command mode, the user may type editor constronds, such as:

TOP Moves the current line to the first line of the input file (if any)

NEXT Moves the current line to the start of the next block or display page BOTTOM Moves the current line to the lest line of the input file

GET N LINES FROM DEVICE Adds N lines from a subsidiary input device after the current line.

of the quoted string. It is used, for example, to change a variable notice each time it occurs

CLOSE (file name) Outputs the remainder of the impat file, edited or not and closes the output file at the end of an editing job

When a teletypewriter is used, most actual editing (text modification) is done in command mode, the their types ear mands underneath the current hnc, e.g.,

IMSERT (string) The string just typed is inserted after the current line. PEPIACE (old string/new string) The old string in the current line is replaced with the new string (which can be longer).

The editor can also be commanded to retype some or all the text or to prepare paper-tape output

Editing with a CRT/keyboard terminal is by far more convenient. The user can type over the displayed text, insert characters or lines with the aid of control keys, and delete characters or lines. All these changes are automatically applied to the text buffer.

NOTE Editing programs can be very useful for editing general text (e.g., reports) as well as computer programs and data

- 3-17. On-line Debugging (Ref. 13). A good program-debugging system works with both FORTRAN and assembly-language programs. The debugger is loaded with the linking loader, which loads the user's programs; as a rule, the debugger disables all interrupts, so interrupt-service routines must be tested separately. The debugger can:
  - 1. Insert breakpoints at specified memory locations. When started, the program will run and stop at the next breakpoint to permit examination of register and memory contents
  - 2. Remove one breakpoint or all breakpoints.
  - 3. Start or restart the program at a specified location, e.g., after a breakpoint.
  - 4. Display the contents of a symbolically addressed memory location on the teletypewriter or CRT terminal, step the displayed-location address up or down, or display the contents of the memory location indirectly addressed by a desired symbol.
  - 5 Modify the contents of memory locations addressed as above.
  - 6 Search a specified area in memory for the location addressed by a specified symbolic expression or for specified symbolic contents.
  - 7. Output modified or corrected program sections onto a named file; the new program sections can contain newly defined symbols.

Les elaborate debugging programs permit only octal (rother than symbolic) address references (equal debuggers). Reference 12 contains a short example of: debugging session; see also R.f. 13.

# REFLICENCES AND RELLIOGEAPHY

(Refer also to minufacturers' manuals for computers and peripheral devices.)

# Minicomputer People, 140 1 ( ,

- 1 Restoad, W. T.: Telative exercic Fundamentals Hastorisk Company Description Corporation, West Concord, Mass., 1970.
- 2 Mulphy W. J. Cussetic-Cartridge Transports. Mod. D.na., Aug. 1997
- 3 Kathara, M. J. Com at "Per pherals Proor's Got In. Convol Legistry 1979.
- 4 Trench M. Digital Consells and Carriella Factorian Fifth May 1979
- 5 Sykes, J. R. Design approach for a Digit Cassotte Recording Sisters, Carp. Design
- 6 Brick, D. B., and E. N. Chase. Interactive CRT Terminals, Mod. Da. a. May J.v. 1970.
- 7 Mulphy, W. J. Medium and Small-scale Disk and Drum Drives. Mod. Da. v. Milron 1971

# BASIC Programming

Many minicomputer manufacturers supply BASIC manuals. Among the best ones are:

- 8 Programming Longuages (PDP-8 Handbook Selies) Digital Equipment Corporation Mayina J., Mass (current year) This reference also dos ribes TOCAL.
- 9 2000B A Guide to Time-should BASSC Hewlest-Packard Corporation Cupertino Cent There are many books on BASIC. The classic text is that by BASIC's originators:
- 10 Kemeny, J. G., and T. E. Kurtz. B (SIC Programming Wiley, New York, 1967)

#### Miscellaneous


- 11. Puls, J. H.: A Simple Method of Multiprogramming the PDP-9 Computer, CSRL Rep. 207, Electrical Engineering Department, University of Arizona 1970 see also Proc. Fair DECUS Symp, Digital Equipment Corporation, Maynard, Mass. 1970
- 12 Introduction to Programming, PDP-8 Handbook Series, Digital Equipment Corporation Maynard, Mass (current issue)
- 13 Evans, T. G, and D L Durley On-line Debugging Techniques A Survey. Proc FJCC 1966 (contains further bibliography on debugging)

	,	
-		
•		
•		



# centro de educación continua división de estudios superiores facultad de ingeniería, unam

APLICACION DE MINICOMPUTADORAS



NOVIEMBRE DE 1976.

# OUNTROD MÉDICAMINA CONTROL SALVANA CONTROL SAL

Employed the second of the second of the

THE RESERVE OF THE PROPERTY OF

478 W 26 21 43 14 4

# CHAPTER 4

MINICOMPUTER PROGRAMMING WITH ASSEMBLERS AND MACROASSEMBLERS

# **ENTRODUCTION AND SURVEY**

Assembly-language programming will enable us to obtain the greatest possible effort from a digital computer, i.e., to optimize computing speed and/or memory requirements. This is because assembly-language instructions correspond, more or less, to the actual hardware operations possible with a specific machine and permit us to exploit its features cleverly. This advantage of assembly-language programming is especially pronounced for small digital computers, whose algebraic compilers (which must fit into 4K to 8K words of memory) may not produce very efficient code.

Modern symbolic assemblers not only translate instruction mnemonics into machine code but also permit symbolic memory references by assigning binary location numbers to symbols (Sec. 4-2). The better symbolic assemblers can also compute addresses by evaluating symbolic expressions (Sec. 4-3), can reserve blacks of storage locations (as well as single storage locations) for data or instructions, and can arrange for storage and formatting of decimal, double-precision, and floating-point data (Sec. 4-5). Good general-purpose assemblers further free the programmer from assigning program pages and work with a companion linking-loader program to facilitate relocation and linkage of multiple program segments (Sec. 4-17, see also Sec. 3-6). Finally, macroassemblers, can generate useful multi-instruction sequences from one-line commands (Sec. 4-21) and, together with conditional assembly (Sec. 4-23), can compine some of the programming simplicity of a compiler language with assembly-language efficiency.

With a suitable operating system, assembly-language program segments can be neatly combined with FORTRAN programs (Sec. 4-20) so that even a little knowledge of assembly language can be used to improve important of frequently used routines

# ASSEMBLY LANGUAGES, ASSEMBLERS, AND SOME OF THEIR FEATURES

4-1. Machine Language and Primitive Assembly Language. A typical program sequence for a 12-bit minicomputer, say

	~	
2	5	
3	•••	
4	LOAD INTO ACCUMULATOR (the contents of)	2
5	INVERT ACCUMULATOR	
6	STORE ACCUMULATOR IN	3

specifies the contents of successive memory locations 2, 3, 4, 5, and 6. Location 2 contains a data word (5) given by our program, but location 3 is only reserved for an as yet unspecified data word to be stored there by the program. The program proper (i.e., the first instruction) starts at location 4. The program counter will be initially set to 4 and will step to 5, 6, and on to 7 as each instruction is executed.

Such a program is actually entered into the computer in binary machine language, viz.,

000	000	000	010	000	000	000	101
000	000	000	011				
000	000	000	100	001	000	000	010
000	000	000	101	111	000	100	001
000	000	000	110	011	000	000	011

perhaps from a binary paper tape or from front-panel toggle switches. The first 12-bit word on each line is the memory address of the second word. The first line again locates the data word (5). The second line reserves location 3 for a data word which is not supplied by the program, but will be stored there at run time by our last instruction; some assemblers would deposit 0 in such a location for the time being.

The first word of the third line is, again, the address of the second word. This time, this stored-program word represents an instruction code and, since this is a memory-reference instruction, some address bits needed to determine an effective memory address. In our simple example, the five leading instruction-code bits 001 00 signify LOAD INTO ACCUMULATOR with the "page 0" direct-addressing mode (Sec. 2-7). In this case, the remaining seven address bits 0 000 010 directly represent the binary address. The remaining two instructions are similarly translated.

To work with long programs in this machine-language form would be decidedly uncomfortable even if we make the program easier to read and write by using octal code (Sec. 1-4b)

> 0002 0005 0003 . . . . 0004 1002 7041 0005 0006 3003

which the machine could decode quite readily from typed input. We have actually seen people program in octal code to avoid paper-tape assembly! In practice, even the simplest minicomputers have assembler programs which translate programs written in terms of mnemonic instruction codes, e.g.,

> 0005 0002 0003 . . . LDA 002 0004 0005 NEG 0006 STO 003

Mnemonics like LDA, NEG, and STO approximate English words; the assembler program translates mnemonics into binary code by table lookup. We have supplied addresses and address bits in octal form, just as in octal machine language.

To improve our primitive assembly language, it would be convenient if we could specify the actual 12-bit effective address of each memory-reference instruction, say

#### 0006 0003

Note that now the assembler must not only translate STO by table lookup, but it must also compute the correct address bits determined by the addressing mode (implicit in STO without extra character codes) together with the effective address. If the desired address cannot be reached by direct current-page or relative addressing, the assembler will either stop and print an error message, or (preferably) it will automatically substitute indirect or two-word addressing (see also Sec. 2-7).

4-2. Symbolic Assembly Language. Most practical assemblers are symbolic assemblers, which permit the user to refer to instruction and operand addresses in terms of symbols. In a symbolic assembly language, the sample program segment of Sec. 4-1 might look like Fig. 4-1. Each symbol (a string of up to 5 or 6 alphanumeric characters) represents a location (symbolic memory address). The word in the location-tag field (label field) of a line represents the location of the corresponding instruction or data word.




Fig. 4-1. The program segment of Sec +1 written in symbolic assembly language. Note that each line (assembly-language statement) has four fields, all but one of which could be empty When such statements are typed or punched (one to a teletypewriter line or punched card), the fields must be separated by spaces, teletypewriter tabs, or other field delimiters (colons, slashes, etc.) so that the assembler can recognize the end of each field.

Unless the contrary is specified, consecutive lines still represent consecutive program words. Therefore, if INPUT represents location 2. RESLT must represent location 3, START must represent location 4, and the last two instruction words must go into locations 5 and 6, although we omitted their location tags in Fig. 4-1.

The first pass of a symbolic assembler scans the user's source program and creates a symbol table which lists all user symbols defined as location tags together with their location numbers relative to a starting address. Symbolic instruction addresses as well as mnemonic instruction codes can then be translated by table-lookup operations. Taking due account of each addressing mode used, the assembler still has to compute the address bits for each memory-reference instruction. Good symbolic assemblers will automatically introduce indirect or two-word addressing when a symbolic address is not within reach of one-word paged or relative addressing (Sec. 2-7).

Multiply defined symbols will stop the assembly process and or produce an error printout (Fig. 4-3). Some assemblers also indicate an error if a symbolic address has no location-tag counterpart (undefined symbol). A

PROGRAMMER	DATE	PAGE	
PROGRAM		CHARGE	
LOCATION O OPERATION O ADDRESS X	DICOMMEN'S	6	
4 6 10 -2	30		
STRT LDA CONS	LØAD CONSTANT		

Fig. 4-2. Some people like to use coil ry torms similar to the one shown for assembly language programming. The column numbers indicated on the form are for punched cards. In teletypewriter-prepared programs, the fields are committed by table colons, slashes, etc. (Honorical Information Systems 1

4-3

good assembler, though, may automatically supply each undefined symbolic address with a corresponding storage location at the end of the program so that the programmer is relieved of this task. You can see that a good symbolic assembler is a fairly complex system program.

NOTE: Precisely, A represents the assembler-determined address of the memory location whose contents (A) at run time will be the value of a constant A or values of a variable A.

Games	ne de la company					_,				
				/9	AMP	LE				
	-							• EXT	五 "	/ External reference
				600	011	A	A1	• EQ	11	/ Pseudo instruction
	900	000	R	200	100	A		100		
	000	001	R	200	910	A	START	LOAD	10	
	000	002	瘪	400	911	A		STORE	A1	
	00-0	023	2	200	005	R		LOAD	(01)	/ Literal
9	000	064	R	701	006	E	START	I GWUL	×	/ Indirect jump
\$				936	001	R		.END	START	
	000	<b>005</b>	R	900	010	A			<del></del>	
- }	600	006	R	000	606	E	<del></del>		1	
								I .		
1				- /	1 ER	ROA	LINE	1	1	
								1	- 1	
j				/	MYE	BOL	TABLE		Ì	
î				A1	•	200	011 A	l	!	
1				START	•	000	001 R	-	[	
				x		100	608 E		l	
i								1	(	
<u>'</u>	- Erro				Ext	em.	al symbol =	L <sub>1</sub> 7;	<del></del> 1	
	defin	ed sy	mbo	al)						

Fig. 4-3. Listing produced by a symbolic assembler—The assembler has started at location 0 and has marked each location and address as absolute 4, relocatable R, or external E for the linking loader (Sec. 4-19)—Words which do not contain addresses are marked absolute (their locations may be relocatable)—An error line has been found and marked with an error code by the attemptor.

If requested by a front-panel switch setting or typed command, the assembler will print an assembly listing in an extra pass. The listing shows the user's symbolic source program and the resulting octal machine code side by side with some extra annotations (Fig. 4-3: see also Sec. 4-2). The assembler can also produce a symbol-table printout for reference (either in alphabetical or numerical order). You should consult your minicomputer transfal for the maximum number of symbols and the maximum number of program lines which can be handled with a given computer memory.

4-3. Symbolic Expressions and Current-location References. Since correct addressing requires computations at assembly time in any case, many

symbolic assemblers improve programming convenience further by permitting symbolic expressions in address fields. For example,

Note carefully that each expression involves addresses and not data. Integers will be interpreted as *octal* unless the contrary is stated (Sec. 4.5c). Such more elaborate assemblers usually make *two* passes through the source program, plus an optional listing pass.

Some assemblers also admit multiplication and division in address expressions, but these operations may not have the customary precedence, and no parentheses may be allowed. Thus,  $A + B \cdot C$  may be interpreted as  $(A + B) \cdot C$  in an address expression; consult your assembler manual. Some assemblers also permit bit-by-bit AND, OR, and XOR operations with symbolic-address words.

NOTE: Numerical values of symbols and expressions are necessarily fixed at assembly time. The program can only change the contents of symbolically addressed locations at run time.

As a further convenience, it is usually possible to reference the location of the current instruction, say as . , so that

```
O3 LOAD ACCUMULATOR .+3 / Address is 06

BOUND JUMP IF ACCUMULATOR ZERO .-1 / Address is 03

JUMP .+ A - 1/ Address is A - 4
```

NOTE To establish addresses like SYM - 4 or . - 3 in our examples, we have treated each source-program instruction as one word in memory. In general two-word instructions (Sec. 2-7) will count as two locations. Check your assembler manual on this point and on the manner of counting byte locations (if any)

4-4. Immediate Addressing and Literals. Some minicomputers permit you to specify the operand (rather than the address) of a memory-reference instruction through unmediate addressing (Sec. 2-7e). e.g.,

## LOAD ACCUMULATOR, IMMEDIATE 010 711

where 010 711<sub>8</sub> is the actual number loaded, not an address. Similarly, LOAD ACCUMULATOR, IMMEDIATE SYMBL -2 loads the numerical value of the symbolic address SYMBL -2, not its contents

For computers without true hardware immediate addressing, a symbolic assembler may implement memory-reference operations on literals like

- -632

(010 711) or (SYMBL - 2), which are defined as follows:

(010 711) is a symbolic memory location which contains 010 711.

(SYMBL + 2) is a symbolic memory location which contains the numerical value of SYMBL + 2.

The assembler automatically assembles memory locations containing each literal value at the end of the program (Fig. 4-3). It follows that

# LOAD ACCUMULATOR (010 711)

actually loads 010 711. Note also that

LOAD ACCUMULATOR, INDIRECT VIA (010 711)

produces the same result in the accumulator as

# LOAD ACCUMULATOR 010 711

- 4-5. Pseudo Instructions. (a) Introduction. The assembler can perform still more operations to improve programming convenience. To request operations to be done at assembly time, we enter pseudo instructions into the source program. To distinguish pseudo instructions from true instructions (which directly correspond to operations at run time), we will write a word in each pseudo instruction with a preceding dot (.). The remainder of this section will help you to interpret advertised lists of assembler features.
- (b) Pseudo Instructions for Defining and Redefining Symbols. As we have seen, one can define a symbol (i.e., give it a numerical value) by using it as a location tag (label). Another way to define a symbol is through the pseudo instruction

# . DEFINE ADDRESS SYMBL

which assigns SYMBL the value of the current location, just like

## SYMBL ...

As it stands, either statement leaves the contents of SYMBL unspecified. With computers permitting repeated indirect addressing and/or post-indexing, however, the DEFINE ADDRESS pseudo instruction can be used with indirect or indexed addressing to set the indirect or index bits of the specified location. For example,

# • DEFINE ADDRESS, INDEXED SYMBL STORE ACCUMULATOR, INDIRECT SYMBL

would produce an effective storage address equal to the sum of the contents of SYMBL and the contents of the index register.

The pseudo instruction (assignment statement)

SYMBLI

.EQ SYMPIZ - SYMBLS - 1

assigns the value of the expression on the right to SYMBLI in the following program statements. Such assignment can be used to define or redefine a symbol before or after it is used as a label or address. Note, however, that with the usual two-pass assembler

SYMBL1 .EQ 7

SYMBL2 .EQ SYMBL1-2

is legal, but

105

SYMBL2 .EQ SYMBL1-2

SYMBL1 .EQ 7

will cause an error message ("UNDEFINED SYMBOL") unless SYMBL1 was defined (as a label, by a .DEFINE ADDRESS statement, or by another assignment statement) earlier in the program.

(c) Pseudo Instructions Defining Data Types. Most minicomputer assemblers normally interpret integers in source-program addresses, expressions, or data as single-precision octal integers, so a statement like

# ALFA 017002

reserves one memory location. Some assemblers can define double-precision quantities (still in octal code) by pseudo instructions like •DOUBLE, so

#### BETA DOUBLE 7173514

generates two words (in locations BETA and BETA + 1).

The pseudo instruction .DECIMAL permits you to enter decimal integer constants in your source program; thus

# GAMMA .DECIMAL 1982

will generate the correct one-word binary number.

Some assemblers will correctly assemble binary floating-point numbers when .DECIMAL is followed by a real number containing a decimal point. (Either 10.73 or 0.1073 E + 02 will work.) Other assemblers require a separate pseudo instruction, such as .FLOAT. It is similarly possible to declare double-precision floating-point data; the assembler will correctly assign three or more words for each data entry.

Some assemblers also accept hexadecimal integers following the pseudo instruction. HEX.

The pseudo instruction .ASCII followed by alphanumeric text (usually delimited by quotation marks) causes ASCII characters to be packed into successive computer words, where they can be accessed, for example, by output routines for printing error messages, for example.

NOTE In some assemblers a pseudo instruction like abboundar remains valid for subsequent words until it is revoked by another data-defining pseudo instruction, such as accrat.

(c) Pseudo Instructions for Reserving Storage Blocks. A pseudo instruction like

## SYMBL .BLOCK N

where N is a positive integer, reserves N storage locations, starting with the location SYMBL, for data or instruction words. N can be a symbol or, in fact, an expression: the block size is, in any case, given its numerical value at assembly time. Some assemblers automatically reset all reserved locations to 0 if their contents are not specified. Some assemblers can also reserve blocks ending at a specified location.

NOTE: Locations reserved for noninstruction words must be situated at the beginning of a program, at its end, or immediately following an unconditional-jump instruction. Otherwise, the machine might execute a noninstruction as the program counter advances, with regrettable results!

(e) Pseudo Instructions for Controlling the Assembly Process. The pseudo instruction

# ORIGIN (address)

eauses the subsequent program to start (or continue) from the specified address (which can be relocatable, Sec. 4-18).

Every assembly-language source program must terminate with the pseudo instruction

# • END (starting address of program)

to tell the assembler that no more program statements follow. The assembler may then add extra words for literals and for previously undefined symbolic addresses if it has these features. The starting address is the address of the first instruction to be executed and is usually appended to the exact pseudo instruction, so that a loader program (Sec. 4-19) can insert a jump to the starting address and a HALT for convenient restarting. With simpler operating systems, absolute starting addresses are set up with front-panel switches (Sec. 3-4).

NOTE: The pseudo instruction send signifies the end of assembly. Program execution may end with the instruction mart or with a jump to an executive program

- (f) Other Pseudo Instructions. Additional types of pseudo instructions are used to link programs (Secs. 4-17 and 4-19) and to define macros (Sec. 4-21) and conditional assembly (Sec. 4-23). Some assemblers also have pseudo instructions to control or format listings, but it is probably more convenient to do this with front-panel switches or, preferably, with keyboard-executive commands (Sec. 3-11).
- **4-6.** The \*REPEAT Pseudo Instruction The pseudo instruction \*REPEAT is a program-writing convenience. The statement

where the count m is a positive integer and the increment n is a signed integer and n regards or zero), causes the immediately following program word (instruction or disallocation to be repeated m times with 0 = 2n, (m - 1)n added to successive words. For example,

.REPEAT 3.2 0001 .REPEAT 2,-1

generates

Note that addresses as well as data can be incremented. Some assemblers have more elaborate \*\*REPEAT pseudo operations capable of repeating \*\*groups\*\* of words

# INTRODUCTION TO PROGRAMMING

4-7. Program Documentation: Use of Comments. Unless you intersperse your program statements with plenty of explanatory comments, not even you yourself (and surely no one else) will be able to understand your program one month later. This is true for FORTRAN programs and any other programs as well as for assembly-language programs.

Comments are not restricted to the comments fields of assembly-language statements; the assembler will recognize any line preceded by / (or similar delimiters such as ; . \*, etc.) as a comment line, say

#### / THIS IS A COMMENT LINE

Such comment lines can also be used for *program titles*. Comments will not cause any program words to be assembled, but comments will be reproduced in the assembler listing for future reference.

**4-8.** Branching and Flow Charts. Many minicomputers do not have conditional-jump instructions but combine unconditional jumps with conditional skips (which fit better into short instruction words):

/ THE FOLLOWING COMPARISON OF THE CONTENTS OF / LOCATIONS A AND B IS AN EXAMPLE OF A / THREE-WAY DECISION USING CONDITIONAL SKIPS TEST LOAD ACCUMULATOR SUBTRACT INTO ACCUMULATOR  $\mathbf{B} / A - B$  in accumulator SKIP IF ACCUMULATOR POSITIVE A > B? / No. test for A = BSKIP JUMP TO POS / Yes, branch to POS SKIP IF ACCUMULATOR ZERO  $/ 4 = B^{\circ}$ JUMP TO NEG / No. branch to NEG / Yes, go on ZERO (program continues)

.FEPEAT m-

In general, specific operation-code bits of conditional-skip instructions correspond to conditions such as <, >, =, carry, and overflow. Such conditions can then be ORed together to form *combined conditions* such as  $\leq$  (see also Secs 2-11, 6-1, and 6-5).

Figure 4-4 is a flow chart for our program-branching example. Such flow charts are helpful when there are many complicated decisions and




Fig. 4-4. Flow chart for the example of Sec 4-8

especially when there are program loops (Sec. 4-9 and Fig 4-5). A flow chart is a topological model of the actual paths traced through the computer memory as the program executes instructions along different branches. The source program itself, on the other hand, is a *one-dimensional* rendering of each path in turn, together with listings of memory locations reserved for data and addresses (these do *not* appear on flow charts). It can be helpful to supplement your flow chart with a memory map listing data-storage locations.

4-9. Simple Arrays, Loops, and Iteration. A one-dimensional array of, say. 1,000 variables .41, .42, ..., .41000 will be stored in the computer memory as an example of a data structure arranged to simplify access to the data during common operations with this type of data. For our one-dimensional array, we simply reserve 1,000 consecutive memory locations with

.DECIMAL
A1 .BLOCK 1000

or (in octal code)

N .EQ 1750 / Permits N to
A1 .BLOCK N / be changed at assembly

(Sec. 4-5). You should always check carefully whenver the starting value of the array index I in AI is I = 1 or I = 0. This is a frequent source of errors.




Fig. 4-5a. Flow chart for a simple program loop (Sec. 4-9)

```
ITHIS ROUTINE MOVES THE CONTENTS OF ALTO BLIFOR LET TO LEN OR SKIPS
/ENTIRE LOOP IF N = 0
        LOAD ACCUMULATOR
        SKIP IF ACCUMULATOR POSITIVE
                                                             N = 0^{\circ}
        JUMP TO
                                                             Yes, exit
                                              NN + 1
        INVERT ACCUMULATOR
                                                             No, initialize loop
        STORE ACCUMULATOR IN
                                              COUNT
                                                             Contains - V
        LOAD ACCUMULATOR
                                                             Note literal
                                             (A1)
        STORE ACCUMULATOR IN
                                                             Points to At
                                              PTRA
        LOAD ACCUMULATOR
                                              (B1)
        STORE ACCUMULATOR IN
                                                             Points to By
                                              PTRB
1.00P
        LOAD ACCUMULATOR, INDIRECT VIA
                                              PTRA
                                                            This is the actual
        STORE ACCUMULATOR INDIRECT VIA
                                                              loop operation
                                              PTRB
        INCREMENT SKIP IF ZERO
                                                             V operations done?
                                              COUNT
        SKIP
                                                             No, repeat loop
        JUMP TO
                                             NN - 1
                                                            Yes, exit
        INCREMENT SKIP IF ZERO
                                             PTRA
                                                             Points to next at
        INCREMENT SKIP IF ZERO
                                             PTRR
                                                             Points to next Bi
        JUMP TO
                                             LOOP
Δſ
        .BLOCK
                                                             Good place to store
        .BLOCK
                                                               data following
                                                               unconditional jump!
PTRA
PTRS
NN
                                                          / Contains V ≥ 0.
```

Fig. 4-5b. A simple loop programmed authout an index reg

111

THIS ROUTINE MOVES THE CONTENTS OF ALTO BLEOR Let TO Len, using index register or skips entire loop if N = 0 Test Load index register NN

TEST	LOAD INDEX REGISTER	NN	
	SKIP IF INDEX POSITIVE	s	/N = 0?
	JUMP TO	NN - 1	/ Yes, exit
LCCP	LOAD ACCUMULATOR INDEXED	A1 - *	, Loads 4.V first
	STORE ACCUMULATOR INDEXED	B1 - 1	/ Stores BN first
	DECREMENT INCEX, SKIP IF ZERO		/ V operations done?
	JUMP TO	LOOP	/ No, repeat loop
	JUMP TO	NN + T	/ Yes, exit
A1	.BLOCK	RE	/ Good place to
<b>B1</b>	. SLOCK	26	/ store data*
NN	•••		/ Contains $V \ge 0$
	•		

Fig. 4-5c. The same simple loop programmed with an index register

Programs for typical array operations, e.g., moving the contents of Al to Bi, or

$$CI = AI + BI$$
  $I = 1, 2, ..., N$   

$$S = \sum_{i=1}^{N} (AI)(Bi)$$

require execution of a number of instructions proportional to N. Since memory capacity is limited, it is not just convenient but quite necessary to use program loops, which repeat the same instructions with successively incremented addresses AI, BI, and/or CI: a counting operation will be set up to advise us when the loop has run N times (Fig. 4-5).

Figure 4-5a shows how a simple loop can be programmed for a primitive minicomputer without index registers. Some minicomputers (PDP-8 series) would simplify the incrementation of PTRA and PTRB by autoindexing (Sec. 2-7c); the ISZ instruction would still be needed to increment COUNT since it is necessary to sense when N operations have been completed. But by far more efficient loop operations are possible with an index register. Figure 4-5b shows how a single index register is used to step two data addresses as well as the loop count. Many minicomputers, though, will require separate instructions for stepping an index register and testing it for 0.

We have stepped the loop index after each actual loop operation. We could do this hefore the loop operation instead. Note also:

1. The loop index (or COUNT, PTRA, and PTRB in Fig. 4-5a) must be initialized before the actual loop processing begins. While assembly-language statements like

would initialize the loop before it runs for the first time after assembly, subsequent runs would not be initialized.

2. Since a loop may be traversed many times, it is uneconomical to include unnecessary operations in the loop. For instance, in the computation of

$$\sum_{i=1}^{n} ab_i = a \sum_{i=1}^{n} b_i$$

the multiplication by a is common to all terms and should not be included in the loop. The same is, of course, true in FORTRAN or BASIC programming.

An array may well contain two-word or multiword items, such as multiple-precision or floating-point data. In such situations, index-register incrementing becomes only a little more complicated. To access, say, every fourth word of an array without index registers, however, is a more cumbersome (but still straightforward) operation.

Every loop must contain a test to branch out of the loop when a desired condition is met. In our simple example, this condition was the completion of exactly N elementary operations, but a loop could be determined before N operations, e.g., when a sum exceeds a specified value or when an error becomes small enough.

In fact, the loop technique is in no way restricted to operations with elements of stored arrays: array elements could be generated by the loop. This is the case for iterative-approximation operations.

4-10. More Data Structures. (a) Two-dimensional Arrays. Two-dimensional arrays, like

 $(M \times N \text{ array})$ , are usually stored in the computer memory as one-dimensional arrays, say by rows, as

where the single subscript J in AJ is related to the subscripts I and K of AIK by

$$J = (K-1)N + I$$
  $I = 1, 2, ..., N; K = 1, 2, ..., M$  (4-1)

To access the location AiK of the array element 4IK, the computer will have to add J-1 to the address A11(starting address), i.e.,

AIK = A11 + 
$$(K - 1)N + I - 1$$
  
 $I = 1, 2, ..., N, K = 1, 2, ..., M$  (4-2)

+11

Larger digital computers permit computation of such addresses by double indexing (adding contents of two index registers), but this is not possible with most minicomputers even if two index registers are available. Accessing of the individual array elements AIK (as in matrix computations) will, therefore, be somewhat cumbersome unless postindexing (Sec. 2-7) is available (as in the Honeywell 316/516 and the Varian Data Systems 620/f).

PROGRAMMING WITH ASSEMBLERS AND MACROASSEMBLERS




Fig. 4-6. Push and pop operations in a simple (one word per item) pushdown stack: memory map (a) and programming without an index register (b) and with an index register (c). Addresses increase toward the bottom of the stack in this example; the contrary could be true.

In that case, (K-1)N can be generated in the index register by successive additions of N, while A11+I-1 will appear in an indirectly addressed memory location which is incremented to advance I.

NOTE: As with one-dimensional arrays, you should make sure that row and column subscripts of given arrays really start with 1 and not with 0.

(b) Stacks (Pushdown Lists). A practically important class of data structures are stacks, i.e., arrays permitting words or subarrays (items) to be adjoined, removed, or accessed from the top of the stack on a last-in-first-out basis. Such stacks are also known as pushdown lists or LIFO (last-in-first-out) lists. Stacks are especially useful for orderly intermediate-result storage and for various systems-programming applications (Fig. 4-6, see also Secs. 4-16, 6-8, and 6-10)

(c) Other Data Structures—(see Refs. 1 to 4). Structures of multiple (and possibly variable-length) subarrays which can be created and deleted in the course of computation are often organized as various types of (linked) lists, rather than as multidimensional arrays, which might waste permanently assigned storage space. A (linked) list or chain is an ordered set of word arrays (items), each comprising a pointer to the next item in the list or to a directory array of item starting addresses. Individual item arrays can be located wherever memory space is available. One usually keeps a separate list of available space; an item is deleted from this available-space list whenever an item is added to another list, and vice versa.

List structures are used to store and access program lines (character strings) in editing programs, catalog and inventory items, bibliographical references, graphical splay items (Sec. 7-11), and rows or columns of sparse matrices (i.e., matrices with many 0 elements—this would make simple two-dimensional-array storage uneconomical). List items can also contain backward pointers to preceding items, pointers to subitems, and/or counters indicating sizes of item arrays. Reference 4 is a good introduction to your study of list processing, which has opened up many interesting new programming techniques.

4-11. Miscellaneous Programming Techniques. (a) Table-lookup Operations. Section 4-8 illustrates a triple branch implemented with conditional skip-jump instructions. When a decision has more than a few possible outcomes, though, it may be best to store the jump-destination addresses in an array (table) addressed in the manner of Sec. 4-9. The result of each decision will correspond to the value of an array index I placed in an index register or address pointer to access an address in the array. If the decision depends on more than one factor, we can use a multidimensional-table array with an index computation like the one in Sec. 4-10a.

Such table-lookup operations are, of course, precisely those needed to look up values of tabulated numerical functions. To reduce the size of the function table needed to compute a continuously differentiable function with suitable accuracy, we can combine table lookup and interpolation

Figure 4-7 illustrates a high-speed method for fixed-point cable-lookup/interpolation approximation of a function Y = F(X) in the form


$$Y \approx (Y_{i+1} - Y_i) \frac{X - X_i}{X_{i+1} - X_i} + Y_i$$
 (4-3)

where scaled function values  $Y_i = F(X_i)$  are tabulated for  $2^{N+1}$  uniformly spaced breakpoint abscissas

$$X_i = 2^{1-N}t - 1$$
  $i = 0, 1, 2, \dots, 2^{N}$  (4-4)

between  $X_0 = -1$  and  $X_{2N} = 1$  (Fig. 4-7a). The program of Fig. 4-7b begins with the *n*-bit 2s-complement fraction

$$X = X_i + (X - X_i)$$



LOAD ACCUMULATOR 2 (100 000) / Complement sign ADD INTO ACCUMULATOR 2 / (for 16 bits) CLEAR ACCUMULATOR 1 AND CARRY FLAG SKIFT ACCUMULATORS 1 AND 2 LEFT N BITS / This is i MOVE ACCUMULATOR ! TO INDEX REGISTER / This produces  $2^{N-1}(X-X_i)$ SHIFT ACCUMULATOR 2 PIGHT TEMPS STORE ACCUMULATOR 2 IN CLEAR ACCUMULATOR 1 ✓ Produces - Y, SUSTRACT INTO ACCUMULATOR 1 INDEXED and stores it TEMP2 STORE ACCUMULATOR 1 IN INCREMENT INDEX REGISTER / Produces  $Y_{i+1} - Y_i$ ADD INTO ACCUMULATOR 1. INDEXED YO TEMP? MULTIPLY ACCUMULATOR 1 BY / Recause of fractions SHIFT ACCUMULATORS 1 AND 2 LEFT 1 BIT TEMP2 SUBTRACT INTO ACCUMULATOR 1 STORE ACCUMULATOR 1 IN / YO IS FUNCTION-TABLE ORIGIN / ACCUMULATOR 2 IS LESS SIGNIFICANT ACCUMULATOR

Fig. 4-7. Table-lookup/interpolation approximation of a function Y = F(Y) with  $2^{N}$  equal breakpoint intervals (Sec. 4-11b).

in the form

Sign	(N-1) bits	(n-N) bits
re	presents X,	represents $X - X$

Note that the right-hand (n - N) bits represent the nonnegative difference  $X - X_0$  needed for interpolation, we shift them into a second accumulator

(accumulator extension, MQ register, Sec. 2-10) and save them for multiplication. The sign bit of  $X_i$  is complemented to form the breakpoint index i, which is added to the table origin YO (location of  $Y_0$ ) to produce a pointer to  $Y_i$ . The entire operation requires under 40 memory cycles (typically less than 40  $\mu$ sec) and can be generalized for nonuniform breakpoint spacing and functions of two or more variables (Ref. 10).

(b) Program Switches. A program switch stores the result of a binary or multiple branching decision to implement the actual branching later on in another part or parts of the program. An example is precomputation and storage of decisions for use inside loops (Ref. 3) to free the latter of repeated decision making. The decision result can be stored in a memory location, in a processor flag (if it is not otherwise in use), or, if possible, in an index register.

#### EXAMPLE.

LOAD ACCUMULATOR	A1	
ADD INTO ACCUMULATOR	A2	
ADD INTO ACCUMULATOR	A3	
SUBTRACT	8	
CLEAR INDEX REGISTER		
SKIP IF ACCUMULATOR NOT POSITIVE		
INCREMENT INDEX REGISTER	/ Pos	itive
SKIP IF ACCUMULATOR NOT ZERO		
INCREMENT INDEX REGISTER	/ Pos	itive or zero

The index register now reads 0, 1, or 2 if A1 + A2 - A3 - B was negative, zero, or positive, respectively. The desired three-way branch can be obtained now or later with

#### JUMP, INDEXED, INDIRECT VIA PTR

The program will jump via PTR, PTR -1 or PTR - 2.

(c) Miscellaneous Examples. The program segments of Fig. 4-8 illustrate useful programming techniques possible with typical minicomputer instruction sets (see also Chap 6).

LOAD ACCUMULATOR	A	
SHIFT LEFT, UNSIGNED		
STORE ACCUMULATOR IN	TEMP	
LOAD ACCUMULATOR	В	
SHIFT LEFT UNSIGNED		
CLEAR CARRY FLAG		
ADD INTO ACCUMULATOR	TEMP	
HOTALUMULATOR	A	
ADD INTO ACCUMULATOR	8	
SKIP ON CARRY FLAG CLEAR		
JUMP TO	OFLO	/ Overflow-error routine
STORE ACCUMULATOR IN	С	

Fig. 4-8a Overflow check for 2s-complement addition ( $I + B = C_1$ ) on a machine having a carry flag but no true overflow flag. Carries from the most significant bit and from the sign bit are both allowed to complement the carry flag in turn, so that they are effectively XORed (see also Secs. 1-9a and 2-10a).

4-11

117

#### CLEAR CARRY FLAG LOAD ACCUMULATOR A2 **B2** ADD INTO ACCUMULATOR STORE ACCUMULATOR IN A2 Δ1 LOAD ACCUMULATOR / Used instead of SKIP IF NO CARRY ADD CARRY instruction INCREMENT ACCUMULATOR ADD INTO ACCUMULATOR STORE ACCUMULATOR IN A1

Fig. 4-8b. Double-precision addition on a minicomputer without DOUBLE ADD of ADD CARRY instructions. A double-precision number is added from B1 B2 into A1. A2. A1 and B1 hold signs and most significant bits. No overflow check is included.

```
/ ONE-ACCUMULATOR MACHINE
/ NEEDS 12 CYCLES
LOAD ACCUMULATOR A
STORE ACCUMULATOR IN TEMP
LOAD ACCUMULATOR IN A
STORE ACCUMULATOR IN B
STORE ACCUMULATOR IN B
```

Fig. 4-8c. Multiple accumulators can oben save time-consuming memory references by serving as accessible temporary-storage locations. As an example, the Data General NOVA/SUPERNOVA manual compares routines for interchanging the contents of two memory locations A B (e.g., in sorting operations)

		=
LOAD ACCUMULATOR IMMEDIATE	777C3G	/ Load mask
AND INTO ACCUMULATOR	Y	/ Mask 9 low-order bits
STORE ACCUMULATOR IN	TEMP	/ Save result
LOAD ACCUMULATOR	x	
CHIET RIGHT 9 BITS, UNCIGNED		/ Shift right
ADD INTO ACCUMULATOR	TEMP	/ Combine with Y

(Store in alray, or output and display packed word)

Fig. 4-8d. This routine truncates two 18-bit numbers X, Y to 9 bits and packs the truncated words into one 18-bit word for a cathode-ray-tube display (Sec. 7-9). Y is truncated by masking, and X is truncated by shifting.

# SUBROUTINES AND CALLING SEQUENCES

4-12. Introduction: Subroutines without Direct Data Transfer. In many applications, a reasonably involved program section is used over and over again in the course of a computation. We may then save a great deal of memory if we store such a subroutine only once, jump to its tagged starting location whenever the subroutine is needed, and make a return jump to the calling program when the subroutine is finished. Besides saving memory, the use of subroutines can give our programs a more easily understood "modular" structure, but subroutines will not save time compared to straight-line programming. They will (at the least) add extra jump instructions as "overhead" and can provide excellent chances for making programming errors, especially when subroutines must call one another.

The simplest subroutines do not process data passed to them directly by the various subroutine-calling sections of the main program. A good example is a subroutine which, at several points of a data-processing program, transfers the words of the same buffer area in memory to a line printer, perhaps doing some reformatting and checking on the way. This can be a rather long subroutine (100 or more instructions, see also Sec 5-27). It will be a real relief to store it only once in memory and to have to write it only once in our program. Calling this particular subroutine is simple, for the calling program need not tell the subroutine what data to process the subroutine always operates on the same buffer.

When we jump to the subroutine, we must save the return address for conlater return to the calling program. Most minicomputers do this with the instruction

JUMP AND SAVE (effective address)

which will store the correct return address (incremented program-counter contents) at the effective address, say SUBR, which precedes that of the first subroutine instruction.

After our subroutine is finished, an indirect jump via the location **SUBR** (where the return address is stored) will return us to the calling program (Fig. 4-9).

The instruction JUMP AND SAVE can also be used with indirect addressing

NOTE Contents of processor registers (accumulators, index registers) processor flags page register, interrupt mask) needed later by the calling program may have to be saved in memory before we call a subroutine which uses these registers. In some computers, the JUMP AND BAVE instruction automatically saves processor flags and the page register in an extra location following the return address.

4-13. Argument and Result Transfer through Processor Registers. Many subroutines will process arguments (parameters) passed to them by each program section which calls the subroutine. Arguments can be data words




Fig. 49. Simple subroutine call and return. No special provisions are made to transfer arguments or results.

but may also be symbolic addresses. Subroutines will also have to return results to calling programs. Quite often, only one argument and/or result or only a few arguments and/or results must be passed, as in a function-generating subroutine (e.g., square root, table-lookup function). Note that while the code for the subroutine remains the same for each call, argument(s) and/or result(s) will differ. A simple way to pass one data word is to place it into an accumulator or index register during the subroutine jump or return jump; several words can be passed if several registers are available.

012 X Y A	(last instruction of calling program)  JUMP AND SAVE  (X stored in 013 by calling program)  (Y stored in 014 by calling program)  (A will be stored in 015 by subroutine)  (B will be stored in 016 by subroutine)  (calling program continues)		
SUBR	(013 will be initially stored here for this call)		∫ jump address ←
	LOAD ACCUMULATOR INDIRECT VIA (Subrouting continues)	SUBR	transfer X
	INCREMENT MEMORY SKIP IF ZERO LOAD ACCUMULATOR INDIRECT VIA (subroutine continues, places 4 in accumulator)	SUBR	' transfer Y
	INCREMENT MEMORY SKIP IF ZERO STORE ACCUMULATOR, INDIRECT VIA (subroutine continues, places B in accumulator)	SUBR SUBR	return 4
•	INCREMENT MEMORY SKIP IF ZERO STORE ACCUMULATOR, INDIRECT VIA (subrouting ends)	SUBR SUBR	return B
	INCREMENT MEMORY SKIP IF ZERO JUMP INDIRECT VIA	SUBR SUBR	return jump

Fig. 4-19a. A calling-sequence method for passing two arguments X. Y and returning two results A, B. A computer permitting autoincrementing or postindexing of the indirect-address pointer SUBR would make this program simpler and faster.

4-14. Argument and Result Transfer through a Calling Sequence. Use of an Index Register. Quite often, we must pass more subroutine arguments and/or results than we have processor registers, or our registers are otherwise occupied. In such cases, we can employ a subroutine calling sequence. In Fig. 4-10a, the calling program reserves locations for the arguments, say X, Y, and for the results, say A, B, immediately following the subroutine jump. The subroutine can then access X, Y, A, and B in turn by indirect addressing and successive incrementation of the jump address SUBR. The last incrementation produces the correct return address.

A few minicomputers can avoid the repeated ISZ instructions in Fig. 4-10a by postindexing the indirect address or by supplying an autoincrement addressing mode, which increments indirectly addressed memory locations when a special operation-code bit is set (Secs. 2-7 and 6-7c). Other minicomputers use an index register to store the return address (or the first calling-sequence address) through the instruction JUMP AND SAVE IN INDEX (Secs. 2-11b and 6-10). In this case, we can access the subroutine arguments and transfer results more rapidly through indexed addressing. It also becomes much easier to deal with arguments and results in random order rather than strictly consecutively (Fig. 4-10b).

OCTAL  O11 (last instruction of calling program) O12 JUMP AND SAVE IN INDEX SUBR O13 JUMP TO5		SUBR	/ Jump around argu-
014	.DEFINE ADDRESS	x	/ ments and results —
015	.DEFINE ADDRESS	Y	
916	.DEFINE ADDRESS	A	í
017 020	*DEFINE ADDRESS (calling program continue)	<b>5</b>	
SUBR	(subroutine starts)	ED	/ Jump address
	(subroutine continues) LOAD ACCUMULATOR INDEX (subroutine continues places		2 / Transfer Y
	(subrouting) ontinues, places	xed B in accumulator)	3 / Return 4
	STORE ACCUMULATOR INDE. (subrouting ends)	XED	4 / Return B
	- JUMP, INDEXED		o / Return jump

Fig. 4-10b. Subroutine and calling sequence emplying the JUMP AND SAVE IN INDEX instruction. Note that arguments and results could be just as easily accessed in any other order. The return jump was made to location of a remediately following the subroutine jump) with an extra jump around the colling sequence items. This is a convention expected of subroutines called by system programs in some computer systems. Otherwise a return jump through JUMP. INDEXED 5 would be simpler and faster.

Pop return

address

And set pointer

accumulator

Pop to restore

Return jump

BOTTOM

RADDR

BOTTOM

RADDR

(routine continues)

LOAD ACCUMULATOR, INDEXED

LOAD ACCUMULATOR, INDEXED

INCREMENT INDEX REGISTER

INCREMENT INDEX REGISTER

STORE ACCUMULATOR

JUMP INDIRECT VIA

4-17

121 .

Top of stack . etc. (lonest address) Return address (to routine 2) Locations for sacing processor registers (at the time of 3d jump) Temporary-storage locations for routine 2 Return address (to row ne 1) Locations for sairing processor registers (at the time of 2d jump) Temporary-storage locations for routine 1 Return address (to main program) Locations for sating processor registers (at the time of 1st jump) BOTTOM / INTERRUPT OR SUBROUTINE JUMP STORES RETURN ADDRESS / AT LOCATION ADDR THEN GOES TO INSTRUCTION AT START / INDEX REGISTER IS INITIALLY RESET TO ZERO AFTER EACH INTER-/ RUPT, INTERRUPT SYSTEM IS AUTOMATICALLY DISABLED UNTIL TURNED ON DECREMENT INDEX REGISTER START BOTTOM · / Push-save accu-STORE ACCUMULATOR INDEXED mulator contents (save other registers on stack as needed) Get return address LOAD ACCUMULATOR INDIRECT VIA ADDR and push it DECREMENT INDEX REGISTER onto stack STORE ACCUMULATOR INDEXED BOTTOM (routine continues; interrupt can be turned on if it was disabled) Push a tempo-DECREMENT INDEX REGISTER rary-storage item BOTTOM STORE ACCUMULATOR INDEXED (routine continues) / Pop a temporary-BOTTOM LOAD ACCUMULATOR INDEXED storage item from INCREMENT INDEX REGISTER stack

Fig. 4-11. A pushdown stack for taying return addresses, processor-register contents, and temporary-storage items for reentrant nested subroutines and/or interrupt-service routines (a) and typical programming (b). An index register is used to produce the effective stack-pointer address but an indirect-address pointer can be used if no index register is free (see also Fig. 4-6). A few min computers have special stack-pointer registers, which are automatically decremented and incremented when an interrupt-service routine starts or is completed (see also Sec. 6-10). Note that some register contents and or temporary storage items may not get stored before the next in errupt occurs.

(b)

- 4-15. Subroutines Calling Other Subroutines. If, as is frequently the case, a subroutine calls another subroutine (nesting of subroutines), then the following points may require attention:
  - 1. If the computer stores subroutine return addresses and/or computer status words in special registers (e.g., an index register) or in fixed

memory locations, then their contents must be saved prior to the subroutine call. It will be necessary to establish an orderly procedure for saving and restoring these items with each new subroutine call.

2. A special problem arises if a subroutine calls itself (recursive subroutine call, Ref. 3).

4-16. Interrupt-service Routines and Reentrant Subroutines. An interrupt-service routine is a subroutine called into action by a signal (interrupt request) from outside the computer or because of an alarm condition in the computer (power-supply failure, violation of memory protection) rather than by a computer-program cail. Interrupt-system hardware and programming will be discussed in some detail in Chap. 5, but it will be useful to see right here how interrupt-service programming differs from ordinary subroutine programming.

The essential point is this. We know where in our program a subroutine will be called and we can prepare data, save registers, etc., beforehand. But we do not in general know where an interrupt request will cause our program to jump to an interrupt-service routine (at best we can suppress interrupts during critical program phases. Chap 5). Hence interrupt-service routines cannot employ calling sequences and they must do any saving and restoring of return addresses, register contents, and status words themselves without any help from the main program.

A special program arises when a subroutine (say a library routine for computing the square root) is interrupted, and the interrupt-service program calls the same subroutine. The original subroutine call may cause intermediate-result storage in temporary-storage locations, say TEMP1 and TEMP2. Unless 'special precautions are taken, intermediate results from the second subroutine call can overwrite TEMP1 and TEMP2 so that the program will fail upon return from interrupt. The library subroutines of most FORTR 4N systems fail in this income.

Subroutines designed to work properly when they are interrupted and recalled for interrupt service are called reentrant. Since "real-time" computations involving many interrupt-dimension program segments are important minicomputer applications, reentrant programming is often desirable. A good way to obtain reentrant subroutines as well as assured saving of tecom addresses, register contents, etc., is to store all temporary-storage and saved items in a stack (Sec. 4-10b), a stack pointer is advanced and retracted as the subroutine is called and completed (Fig. 4-11, see also Secs. 5-16 and 6-10).

# RELOCATION AND THE LINKING LOADER

- 4-17. Problem Statement (see also Sec 3-6) Minicomputers loading mainly single special-purpose programs or interpreter programs (such as BASIC, Sec. 3-8) will not require program relocation. For general-purpose computation, though, one will want to combine different program segments and library subroutines, so it must be possible to relocate programs anywhere in the computer memory. Program segments will, moreover, want to call other program segments as subroutines, and it will be necessary to pass arguments and results between programs. This requires techniques for program linkage, i.e., for associating the proper relocated addresses with symbolic names of external references. Programming systems permitting relocation and linkage will require.
  - 1. An assembler (or compiler) specifically designed to permit relocation and linkage
  - 2. A relocating/linking loader program, which supplies the correct addresses and cross references at load time

- 4-18. Relocation. An assembler (or compiler) designed to produce relocatable code creates a preliminary version of the object program, with addresses and program-counter readings normally referred to location 0 as a fictitious origin. The assembler (or compiler) will, moreover, mark every word, address, and symbol to be relocated with a relocation bit, byte, or word so that the loader will know which words and addresses to modify. These words and addresses usually appear marked with an R in the assembler listing (Fig. 4-3) and include:
  - 1. Most of the normal instruction and data words of the program, with the exception of special pointers on page 0
  - 2. Symbolic and numerical addresses in the program, again with the exception of special references to page 0

The nonrelocatable addresses are known as absolute addresses (see also Fig. 4-3).

The relocating/linking loader will complete the assembly (or compilation) process to produce the actual executable object program. The loader determines the true relative origin (relocation base) for each program segment, normally the first free location following the instructions and data of a preceding program. This relocation base is then added to each address marked as relocatable by the assembler.

Special problems may arise with the relocation of addresses specified as symbolic expressions (Sec. 4-3). While an expression like A+2 will be relocated correctly if we simply add the relocation base to A, A+B-3 will cause trouble if both A and B are relocatable addresses; the assembler may mark the line containing A+B+3 as a "possible relocation error". The expression A-B, on the other hand, defines an absolute address if both A and B are relocatable.

Note also that minicomputers making extensive use of relative addressina (Sec. 2-7) will require fewer computations in the relocation process

4-19. Linking External References. Assemblers intended for use with a linking loader usually require the user to list all external references (and frequently all symbols to be used as external references by other program segments) somewhere in the program, thus,

## .EXT AT. ARG. SYMB

Note that these "global" symbols must be uniquely defined, while symbols not used as external references can be used with different meanings in different program segments without causing any trouble.

A typical linking loader for a minicomputer operates much like another assembler. It creates a loader symbol table which includes the global symbols identified in each program segment, and then supplies the correct addresses after the relocation base for each program has been established. The loader symbol table is then used much like an assembler symbol table for the loader's "reassembly" job

When a linking loader is given a library tape contain. • a set of utility programs (such as arithmetic or input/output routines), it will usually load only those routines which are actually requested by other programs.

- 4-20. Combination of Assembly-language Programs and FORTRAN Programs. Combinations of assembly-language and FORTRAN program segments are of substantial practical importance because:
  - 1. FORTRAN READ, WRITE, and FORMAT statements are often the most convenient way to call the complicated formatting and I/O routines required to deal with numerical data on standard peripherals such as card readers and line printers. This is true even for minicomputers with relatively convenient input/output macros (see also Secs. 5-27 to 5-32).
  - 2. Frequently used or special-purpose program segments may be written in assembly language for efficient execution and called as subroutines or functions by FORTRAN programs. Again, input/output routines, this time for nonstandard peripherals, are good examples.

In general, the FORTRAN compiler for a given minicomputer will expand a call to an assembly-language subroutine, say

# CALL SUBR (I,K)

into code corresponding to a standardized assembly-language calling sequence specified in the computer reference manual, e.g.,

•EXT JUMP AND SAVE INDIRECT VIA JUMP	<pre>SUBR / External reference SUBR / Subroutine jump .+3 / Jump around arguments / after return</pre>
.DEFINE ADDRESS	\$
.DEFINE ADDRESS	К

and the assembly-language subroutine must access t and K accordingly (Sec. 4-14). The FORTRAN compiler will expect a similar calling sequence when an assembly-language program calls a FORTRAN subroutine SUBR (I.K). Refer t your minicomputer manual for the specific conventions used to access floating-point or double-precision data.

# MACROS AND CONDITIONAL ASSEMBLY

4-21. Macros. (a) Macro Definitions and Macro Calls. A macroassembler allows the user to define an entire sequence of assembly-language statements as a macro instruction (macro) called by a symbolic name. Each

macro is created by a macro definition, e.g.,

•MACRO SUM Z,X,Y
LOAD ACCUMULATOR X
ADD INTO ACCUMULATOR Y
STORE ACCUMULATOR IN Z
•ENDMACRO

The pseudo-instruction words .MACRO and .ENDMACRO delimit the macro definition; SUM is the macro name, and Z, X, Y are dummy arguments. Once the macro is defined (which could be anywhere in a program), the user can employ a one-line macro call to generate the entire code sequence with new arguments as often as desired. Thus, the user-program sequence

START SUM A.A1,A2 SUM B.B1,B2

will produce code (and, if desired, a listing) corresponding to

START	LOAD ACCUMULATOR	A1	Expansion
	ADD INTO ACCUMULATOR	A2	of
	STORE ACCUMULATOR IN	Α	SUM A,A1,A2
	LOAD ACCUMULATOR	B1	Expansion
	ADD INTO ACCUMULATOR	B2	of
	STORE ACCUMULATOR IN	В	SUM B.B1.B2

Note that the label START was not part of the macro-call expansion.

A macro may or may not have arguments. Arguments can be symbols, expressions, numbers, or literal constants and can appear as location tags as well as addresses. The better macroassemblers permit calls to other macros within a macro definition (see Sec. 4-22b for an example).

Calls to the same macro (recursive macro calls) lead to complications but can produce interesting program sequences when used in conjunction with conditional assembly (Sec 4-23, see also Ref 9).

Beware of unintentionally using symbols other than arguments in macro definitions; they will stay the same in different macro-call expansions and may cause overwriting. Thus, if a sequence like

TEST	SKIP IF ACCUMULATOR	POSITIVE
	JUMP TO	ACT
	JUMP TO	ACT -2
ACT	INVER! ACCUMULATOR	

appears in a macro definition, it should be replaced with

SKIP IF ACCUMULATOR POSITIVE

JUMP TO •+2

JUMP TO •+3

INVERT ACCUMULATOR

Some macroassemblers have the facility of automatically "creating" new symbolic labels in such situations when the macro is called more than once, but the necessary procedures rather complicate programming

- (b) Importance of Macros. Macros are not simply a programming convenience or shorthand notation: their power in enlarging the scope of assembly-language programming can hardly be overemphasized. A macro-assembler permits you to create and use entire classes of new computer operations, which can simplify programming and/or help with applications-related modeling.
- (c) Macros and Subroutines. As we saw in Sec. 4-14, functional program modules can also be called as *subroutines*, with arguments and results in appropriate calling sequences. It is important to distinguish between subroutines and macros. Each macro call will generate *new in-line code* so that long macros will *not* save memory like long subroutines. Short macros can be more economical than short subroutines because of the overhead associated with subroutine jumps, calling sequence, and data transfers; in any case, macros will execute more quickly.

Macro calls with multiple arguments are more "natural" for most programmers than subroutine calling sequences. Hence it is convenient to define the complete data-transfer and calling sequences of frequently used subroutines as subroutine-calling macros. This technique is used, in particular, to define system macros calling input/output subroutines (Sec 5-31).

4-22. Two Interesting Applications. (a) Computer Emulation. To emulate the operation (instruction set) of a different digital computer on an existing "host" computer, we can write a macro for each computer instruction to be simulated. If we can take care of input/output, our "host" computer should then be able to run any assembly-language program written for the emulated "target" computer

**EXAMPLE** Emulation of indexed addition on a single-accumulator minicomputer. The memory location index simulates a single index register in the "target" computer.

"MACRO ADDX A		٠.
STORE ACCUMULATOR IN	SAVAC Save accumulator	7
LOAD ACCUMULATOR	(A) Compute	•
ADD INTO ACCUMULATOR	indexed	
STORE ACCUMULATOR IN	ADDR / address	
LOAD ACCUMULATOR	SAVAC Restore accumulator	ř
AGD INDIRECT VIA	ADDA , Perform addition	
- ENDMACED		

Note that in this example the temporary-storage symbols SAVAC and ADDR will not cause trouble in later macro calls

See also Sec. 6-13 for other computer-emulation techniques (micro-programming).

(b) Writing Simple Procedural Languages. Macros make it possible to write application programs solely in terms of operations directly related to the user's application. Once the macros have been written (perhaps by a professional programmer), the lucky user will be able to write his application programs using only a few simple rules (syntax) without knowing any assembly




Fig. 4-12. A block diagram producing  $RESLT = A1^{2}(BETA - 0.53) + ALFA$ 

language at all. As a generally applicable example, we shall develop a block-diagram language suitable for doing any sort of arithmetic and/or function generation with fixed-point numbers (integers and scaled fractions. Sec. 1-8). The user need not know assembly language; the block-diagram language will actually be a simple substitute for a compiler language and will generate remarkably efficient code.

Scaled-fraction inputs X1, X2. . . and outputs Y1, Y2, . . . will be referred to as symbolic locations, whose contents can be accessed by input/output routines (which can also be called in macro form) as needed. We now define a set of macros for algebraic-operation blocks (Table 4-1), plus extra blocks for function generation (sine, cosine, table-lookup functions) if we need them. We can now combine such blocks to compute any reasonable scaled expression, say

$$RESLT = A1^{2}(BETA - 0.53) + ALFA$$

in terms of a corresponding block diagram, much like an analog-computer block diagram (Fig. 4-12). We can then write an assembly-language routine producing the desired expression by simply listing the block macros

TABLE 41. Macros for a Simple Block-diagram Language (Sec. 4-22b)

Extra blocks, such as function-generator blocks (sine, cosine, table-lookup functions)

can be added at will X, Y, and Z are scaled fractions

.MACRO SUM Z X, Y		Z = X + Y
LOAD ACCUMULATOR	x	
CLEAR OVERFLOW FLAC	•	
ADD INTO ACCUMULATOR	¥	
OTEST	Z	/ Overflow-test macro, see below
STORE ACCUMULATOR IN	Z	o to the wast macro, see below
.ENDMACRO		
.MACRO NEGATE Z.X		/ <b>Z</b> = -X
LOAD ACCUMULATOR	x	
STORE ACCUMULATOR IN .ENDMACRO	z	
.MACRO SCALE Z. X. M		$/Z = 2^4X$ , where M is a positive integer
LOAD ACCUMULATOR	x	•
CLEAR OVERFLOW FLAG		
LONG SIGNED SHIFT LEFT M BIT	rs	
OTEST	Z	
STORE ACCUMULATOR IN .ENDMACRO	Z	
-MACRO MULT Z, X, Y		/Z = XY
LOAD ACCUMULATOR	X	
MULTIPLY BY	Y	/ XY/2 in accumulator (Sec. 1-9)
LONG SIGNED SHIFT LEFT, 1 BIT		/ XYin accumulator
STORE ACCUMULATOR IN .ENDMACRO	Z	
.MACRO CIV Z X Y		/Z = X/Y
LOAD ACCUMULATOR CLEAR OVERFLOW FLAG	×	
DIVIDE BY	Y	
OTEST	Z	
MOVE MQ TO ACCUMULATOR		
STORE ACCUMULATOR IN .ENDMACRO	2	-
.MACRO OTEST	z	/ Test for overflow of fraction
SKIP ON OVERFLOW FLAG		/ Overflow?
JUMP TO	. + 3	/ No. go on
LOAD ACCUMULATOR	(Z)	Identifies guilty variable for
JUMP TO	ERROR	Error-message routine
.ENDMACRO		

. . . . .

with their input and output variables:

DECIMAL

START MULT B, A1, A1

SUM C, BETA, (-0.53)

MULT A, B, C

SUM RESLT, A, ALFA

As in any procedural language, we have taken care to write my intermediate result A, B, C, as well as the result RESLT only if it has been computed (as a block output) in a preceding line. Such a program is most easily written when we start with the last block: Our simple scheme is, in fact, simulating the reverse Polish string generated by an algebraic compiler! After some practice, we may not even have to draw the block diagram.

Our simple block-diagram language generates quite efficient code (probably better than most minicomputer FORTRAN). It includes an error-message routine (not shown in Table 4-1) which will print out the symbol-table number of any block-output variable which overflows because of faulty scaling. A similar set of blocks could readily be written for floating-point arithmetic.

Expansion of our macro blocks shows that almost all block macros end with STORE ACCUMULATOR IN Q, which is often followed by LOAD ACCUMULATOR Q in the next macro. Such store fetch pairs are redundant; each wastes four memory cycles. Our block-diagram language can be modified (or reprocessed) to cancel redundant store/fetch pairs (Refs. 9 and 10); the resulting code can be as efficient as that written by a good assembly-language programmer.

4-23. Conditional Assembly. Conditional assembly directs the assembler to suppress specified sections of code unless stated conditions are met by the program at assembly time. Conditional assembly is available with some ordinary assemblers but is most useful with macroassemblers. One can, in particular, modify the definitions of user-defined or system macros if named symbols do or do not appear in the program or if certain symbolic variables are zero, positive, or negative at assembly time.

Specifically, all statements (instructions and/or data) between the pseudo instructions .IFDEF X and .ENDCOND will be assembled if and only if the named symbol X is defined anywhere in the program. Other conditions are similarly employed by the pseudo instructions .IFUNDEF, .IFPERO, .IFNONZR, .IFPOS, .IFNEG. Note that the condition expressed by

#### "FZERO A - 8

means that the symbols A and B reference the same variable or memory location.

As a very simple example, consider a multi-input summer block for the simple algebraic block-diagram language of Sec. 4-22b. We will write a macro to add a maximum of four inputs, X1, X2, X3, and  $X_{-2}^{s}$ , to produce an output Z:

.MACRO SUMR	Z, X1, X2, X3, X4
LOAD ACCUMULATOR	X1
CLEAR OVERFLOW FLAG	
ADD INTO ACCUMULATOR	X2
•IFDEF	хз
ADD INTO ACCUMULATOR	Х3
• ENDCOND	
• IFDEF	<b>X4</b>
ADD INTO ACCUMULATOR	<b>X</b> 4
ENDCOND	
OTEST	
STORE ACCUMULATOR IN	Z
SENDMACRO	

We now see the beauty of the conditional-assembly feature. If our four-input summer is given only three inputs, say X1, X2, and X4, with X3 undefined in our program, then the assembler will omit the unneeded ADD INTO ACCUMULATOR X3; this saves memory and execution time. We could similarly omit X4 or both X3 and X4.

**4-24.** Nested Macro Definitions. We mentioned in Sec. 4-21 that macro definitions may contain macro calls (see also Table 4-1). A macro definition which contains another macro definition, as in

.MACRO	MAC1	Z,	X
LOAD AC	CUMULATOR		X
STORE AC	CUMULATOR IN		Z
.MACRO	MAC2	U,	٧
XOR INTO	ACCUMULATOR	٧	
STORE AC	CUMULATOR IN	U	
. ENDMACE	RO		
ROTATE A	CCUMULATOR LE	FT	
. ENDMACE	10		

(nested definitions), is a different situation. The assembler regards MAC2 as undefined in the part of our program preceding the first call for MAC1, say

This results in the expansion

LOAD ACCUMULATOR OF STORE ACCUMULATOR IN PROTATE ACCUMULATOR LEFT

Note that no code due to MAC2 is generated this time, but MAC2 is now defined and can be called either alone or through the next call to MAC1 Multiple nesting of definitions is possible. We have here another means of turning assembly of a section of code off and on.

## REFERENCES AND BIBLIOGRAPHY

- 1. Flores, L.: Computer Programming, Prentice-Hall, Englewood Cliffs, N.J., 1966.
- 2. ---: Computer Software, Prentice-Hall, Englewood Cliffs, N.J. 1965.
- 3. Gear, C. W. Computer Organization and Programming, McGraw-Hill, New York, 1969
- 4. Maurer, W. D., Programming: An Introduction to Computer Languages and Techniques, Academic Press, New York, 1969.
- Introduction to Programming. PDP-8 Handbook Series, Digital Equipment Corporation, Maynard, Mass. (current edition).
- Programming Languages. PDP-8 Handbook Series, Digital Equipment Corporation, Maynard. Mass. (current edition).
- 7. MACRO-15 Manual, Digital Equipment Corporation, Maynard, Mass. (current edition).
- 8. DAP/15 Mod 2 Assembler Manual, Honeywell Information Systems, Framingham, Mass. (current edition)
- 9. McIlroy, M D. Macro-instruction Extensions of Compiler Languages, Comm ACM,
- Liebert, T. A.: "The DARE II Simulation System," Ph D thesis, University of Arizona, 1970.

CHAPTER 5

INTERFACING THE MINICOMPUTER WITH THE OUTSIDE WORLD

#### **INTRODUCTION AND SURVEY**

The exceptional power of the small digital computer is substantially based on its ready interaction with real-world devices—analog-to-digital converters (ADCs), digital-to-analog converters (DACs), transducers, displays, logic controllers, alarm systems—in addition to the usual card readers, line printers, and tape drives. To the outside world, the minicomputer presents a relatively small number (30 to 80) of bus-line terminations. These lines transmit and receive digital data words together with a few command pulses and control levels, which select devices and functions or alert the computer, in turn, to new real-world situations.

This chapter introduces the basic logic and programming principles for such interfaces. With inexpensive, off-the-shelf digital and analog system components widely and readily available, a little knowledge of interfacing principles can produce dramatically effective new systems and also surprising cost savings. A handful of integrated circuits, cards, and connectors, which you can wire-wrap yourself for a total cost of \$2.00 quite easily gets to be a \$3,000 subsystem if you purchase it from an instrument manufacturer.

Sections 5-1 through 5-8 deal with program-controlled input output and sensing operations. Sections 5-9 to 5-16 describe minicomputer interrupt systems—the basic means for time-sharing the small computers between different time-critical tasks. Sections 5-17 to 5-23 deal with direct memory access and automatic block transfers, which permit not only remarkable time savings but also more manageable input output programming. The

132

remainder of the chapter adds a little hardware know-how and discusses the elements of mpure article programming. Additional applications and examples will be given in Chap. 7.

#### PROGRAMMED I/O OPERATIONS

5-1. The Party-line I/O Bus. Minicomputers usually transmit digital data on parallel 8- to 18-bit buses; i.e., all data bits are transmited simultaneously in the interest of processing speed. Serial data transmission is usually restricted to communication links.




Fig. 5-1. Simple switching (multiplexing) of multiple bus lines with a multiplexer card in the processor cabinet (a) and switching circuits for one set of processor output data lines (b). In this arrangement, bus-driving circuits are loaded only by one processor-to-device bus 21 a time, and no device addresses need be transmitted over the bus. But multiple-line switching becomes cumbersome if there are more than a few devices.

The 8- to 18-data-bit lines can be bidirectional (this takes extra logic at each device, Fig. 5-19c), or we can have separate input and output buses. (This takes less logic but more interconnections, Fig. 5-19b.) In addition to the data lines, we will need a comparable number of interface-control-logic lines.

If the computer must service only a few external devices, processor instructions can select individual buses for each device through multiplexing gates (Fig. 5-1). But the circuits needed to multiplex data and control lines for more than 4 (and perhaps as many as 1,000) devices could compromise the processor design. Thus, most interface systems employ a party-line I/O bus of the general type illustrated in Fig. 5-2. Here, at "devices" (printers, displays, ADCs, DACs, etc.) intended to receive or transmit data words are wired to a parallel I O data bus connected to a processor register via suitable logic. Additional party-line wires carry control-logic signals

for selecting a specific device and its function (e.g., transmission or reception) and synchronize data transfers with the digital-computer operating cycle.

5-2. Program-controlled Device Selection and Operation. For a minimum of linkage hardware, interfaces work with programmed digital-computer instructions (input/output instructions, I/O instructions; refer to Sec. 5-17 for




Fig. 5-2. Programmed control of multiple devices by a minicomputer with a party-line I/O bus An I/O instruction addressed to a specific device is recognized by a device selector, which gates data-transfer or command pulses to the device in question (based on Ref. 6)

direct-memory-access operation). Figure 5-3 shows how the individual bits of an input/output instruction word in a typical processor determine device-selection and control-line signals on a party-line I/O bus:

- 1. Bits 0 to 4 tell the processor that an I/O instruction is wanted. One of these bits can select a READ or WRITE operation, or this decision may be left to a logic input from the device.
- 2. Bits 5 to 10 (device-address bits) place logic levels (0 or 1) on device-selection lines parallel-connected to all devices on the I/O bus. When these lines carry the device-selection code assigned to a specific device, its device selector (decoding AND gate) accepts (and regenerates) a set of one, two, or three successive command pulses (IO pulses) used to effect data transfers and other operations in the selected device as determined by instruction bits 13 to 15.

134




Fig. 5-3. Program-controlled selection (decoding) of device addresses and device functions (bused on Ref. 6)

- 3. Bits 11 and 12 (control bits, select bits, or subdevice bits) determine levels on two control lines. These can be used to select additional devices or different functions to be performed by a given device.
- 4. Bits 13, 14, and 15, respectively, produce successive timed command pulses IO1, IO2, and IO3 on three separate control lines. A pulse occurs if the corresponding bit is 1.

With the arrangement of Fig. 5-3, a 16-bit I/O instruction can select one of 2<sup>11</sup> = 2,048 possible devices and/or device functions through different combinations of device-address bits, control bits, and command pulses. This particular system requires four complete digital-computer memory cycles for each I/O operation, one to fetch the instruction, and one for each I/O pulse. Many modifications of our basic programmed-I/O scheme are possible, e.g.,

- Different numbers of processor-code bits, device-selection bits, control multiplits, and IO pulses may be used.
- 2.410 pulses can be simultaneous (on different lines), rather than successive, to save execution time.

Some more incisive modifications will be described in Secs 5-6, 5-7, and 6-9

5-3. Programmed Data Transfers. The most common application of the device-selector-gated command pulses is data transfer to and from the




Fig. 5-4a. Programmed transfer of data into the processor

processor. In our basic programmed-I/O scheme, the IO pulses are synchronized with the processor operation cycle, and thus with the computer's ability to accept or transmit data.

In Fig. 5-4a, the correctly timed IO2 pulse gates data from an external device (e.g., an ADC) into a processor register (accumulator) via the I/O-bus data lines.

Figure 5-4b illustrates clear-and-strobe data transfer from the I/O data lines into the flip-flops of a device register. Each flip-flop is first cleared by




Fig. 5-4b to d. Programmed data transfer into device registers clear-and-strobe (b) jam transfer (c) and transfer through a device buffer register as in a double-buffered digital-to-analog converter (d)

102: then IO3 strobes the 1s on the data bus into the flip-flop register. Figure 5-4c shows jam transfer of bus data into a device register (see also Sec. 1-6). Jam transfers require only a single transfer pulse and must be employed whenever clearing and strobing operations would disturb device functions. This is true, for instance, with DACs required to switch through successive voltage levels without returning to 0 in between.

Figure 5-4d illustrates a double-buffered-register data transfer. Data are first transferred into the buffer register and then into the device register proper. In an analog/hybrid computer or display system, for instance, one can load a set of DAC buffer registers in turn and then "update" all DAC registers simultaneously with another I/O instruction or with a clock pulse.

5-4. Device Control Registers. Many peripheral devices have more different functions or operating modes than we can control with a few control bits or IO-pulse bits in a single I/O instruction. Such devices can be designed to accept, store, and execute multibit "device instructions" loaded into a device control register or registers via the I/O-bus data lines (just like into a data register). In general, control registers will require jam transfers or double-buffered transfers (Fig. 5-4b and c). An important example of a control register is the multiplexer control register for selecting different multiplexer input channels for an ADC. Control registers may permit incrementation, i.e., the control register can be a counter set to a given initial count by an I/O instruction and then incremented by I/O pulses as needed; the variety of possible arrangements is endless. Control registers of many old-fashioned process controllers simply operate electromechanical relays.

Typical examples of more complex devices whose status and function are established by computer-controlled registers are process controllers, cathode-ray-tube displays (Sec. 7-9), automatic data channels (Sec. 5-19), analog/hybrid computers (Sec. 7-18), and other digital computers

5-5. Interfacing with Incremental and Serial Data Representations. Device-selector-gated command pulses (IO pulses) are not used only to transfer data and control-register settings. Command pulses can also set, reset, or complement special flip-fleps and increment or decrement counters in device interfaces (Fig. 5-5).

Computer-read digital counters can also accumulate external incremental data (variables proportional to pulse rates) into parallel digital words. Incremental data representation is employed in control and navigation systems based on digital-differential-analyzer (DDA) integrators (Ref. 19).

Digital communication systems, teletypewriter keyboard/printers, and disk or drum storage systems employ serial data representation (Sec. 1-3). Parallel-to-serial and serial-to-parallel conversion is accomplished by either





Fig. 5-5. Three different processor instructions employ one of three successive command pulses from the same device selector to clear strobe, or increment a binary counter. A fourth instruction combines IO1 and IO2 for clear-and-strobe presetting (see also Table 1-5b).

#### of two methods:

- 1. Serial n-bit data words (usually 8-bit bytes) are shifted in or out of a shift register in the interface by shift pulses from a clock oscillator, which is stopped by a control counter after n, n + 1, or n + 2 shift pulses. The extra shift pulses transmit or receive start and stop bits marking spaces between serial words in some systems. The shift register is parallel-loaded or read by the digital computer like any other device register.
- 2. Shift pulses cause interrupt-activated processor instructions for shifting data words bit by bit into or out of an accumulator carry bit.
- 5-6. Timing Considerations: Synchronous and Asynchronous I O Operations. Programmed data-transfer operations with processor-timed command pulses require that an external device accept or transmit data levels within the allotted instruction time. More specifically, timing diagrams like Fig. 5-6, supplied in every minicomputer interface manual, show perhaps obviously) that a set of data-bit levels must be established when the processor issues the data-transfer command pulse (10 pulse).

We will assume here that our device (say an ADC) is already prepared to transfer data in the sense that an ADC conversion has been completed; we can, and should, make sure of this through a sense instruction (Sec. 5-8) or interrupt operation (Sec. 5-9). What we are concerned—lith here is that data—levels may not be established soon enough or long enough to complete a data transfer, allowing for cable-transmission and logic delays and rise times. Cable delays are, at best, about 1.5 nsec ft, programmed I.O instruction—timing usually allows for up to 50 ft of I/O bus cable.





ACING THE MINICOMPUTER WITH THE OUTSIDE WORLD

Fig. 5-6. Typical timing for processor-synchronized programmed data transfers. Data levels must be ready for the bus when transfer pulses occur.

When cable and/or logic delays become critical, we can escape the tyranny of the processor clock through asynchronous ("hand-shaking") I/O operations. An asynchronous data-transfer instruction addresses an external device with address levels, as in Sec. 5-3. But the processor does not issue an automatically timed IO pulse. Instead, it waits until the device-selectorgate output has set an ADDRESS ACTIVE flip-flop in the addressed device (Fig. 5-7). The resulting voltage step returns to the processor over a special interface line; only then will the processor issue the appropriate IO pulse or pulses. The processor may now continue with the next instruction after a

Wire links, establish




Fig. 5-7. An ADDRESS ACTIVE flip-flop (type D flip-flop, Table 1-5h) indicates reception of the device address and also stores the device-selector output when the address levels are no longer on the bus. Note that all ADDRESS ACTIVE flip-flops which are not addressed will be train on a ADDRESS for a long trains are used to set up each revice address.

decent interval. If we wish to be even more careful, the processor may not continue its operation until the data-transfer pulse actuates another device-response signal signifying that the IO pulse has been received and that the data transfer is complete.

- 5-7. Minicomputers a sing Data Lines for Device Addressing. To save interconnections at the expense of time and interface hardware, some minicomputer I/O systems transmit the device address over the data lines. After the address levels are on the bus, an ADDRESS control level or pulse from the processor sets an ADDRESS ACTIVE flip-flop in the addressed device and resets all other ADDRESS ACTIVE flip-flops (Fig. 5-7). The output of the ADDRESS ACTIVE flip-flop substitutes for the simple device-selector output of Fig. 5-3; it can activate non-data-transfer operations immediately, or it can gate data transfers from and to the bus after the address has been removed from the data lines. There are two main types of such systems:
  - 1. In the Varian Data Systems 620i and 620f, the successive addressing and data-transfer operations form part of the same 16-bit I/O instruction; the address bits come from the processor instruction register, as in Sec. 5-2.
  - 2. In the 8-bit Interdata Model 1, we must first load the desired device address into the accumulator. Then a separate addressing instruction places the address bits from the accumulator on the data line to activate the selected device. Data-transfer operations (to or from the accumulator) follow; note that one addressing operation may do for several data transfers from and/or to the same device.
- 5-8. Sense-line Operation and Status Registers. The IO pulses implement program-controlled operations at times determined by the digital-computer program. But a device thus addressed might not be ready; an important example is an ADC which has not completed a conversion. In such cases, program-controlled data or control-logic transfers may be preceded by a sense-line interrogation or flag test. The device status is indicated by a flag (logic level, usually a flip-flop output). A special instruction addressed to the associated device selector gates one of the command pulses (IO1 in Fig 5-8) into a sense gate and, if the flag level (sense line) is up, onto the skip bus in the interface cable. The pulse on the skip bus then increments the processor instruction counter, which thus skips the next instruction to produce a program branch. An example would be

SKIP IF ADC FLAG IS UP REPEAT LAST INSTRUCTION READ ADC 5-8




Fig. 5-8. Sense-line operation using a device selector, sensing gate and common skip bus

The program will cycle until the device flag is up, at which time the program continues, usually with a data-transfer instruction. The ADC flag must be reset by the READ ADC instruction and, or by the START CONVERSION instruction or timing pulse.

Other sense-line systems exist. Many computers do away with device-selector addressing of sense gates by simply accepting flag levels on multiple sense lines, which are interrogated with processor instructions like SKIP IF SENSE LINE 5 IS UP.

Flag logic levels controlled by manually operated sense switches permit a human operator to control program branching during computation.

Instead of interrogating multiple sense lines in turn, we can treat several flag flip-flops (which may or may not be associated with the same peripheral device) as a device status register. The processor can read this register (READ FLAGS or READ STATUS instruction) via the data bus. The resulting "status word" in the processor accumulator can then be logically interpreted by the computer program; in particular, the status word may serve as an indirect address for the next instruction and thus permit multiple branching

Sense/skip instructions can be profitably combined with data-transfer operations. Thus, the single instruction SKIP AND READ ADC IF ADC FLAGISUP combines two instructions by using the IO1 pulse to test the flag and the IO3 pulse to transfer data; the flag level itself is employed to gate IO3 off if the ADC is not ready

I/O systems with asynchronous data transfer (Sec. 5-6) do not need a sense/skip loop to wait for device readiness. The device-flag level can simply operate a gate which keeps the ADDRESS RECEIVED signal in Fig. 5-7 from returning to the processor until the device is ready for the data transfer

Sense lines are mexpensive, but even small digital computers can rarely afford the time for "tale" sense/skip loops such as the simple ADC example shown above—Sense lines are, therefore, used mainly for decisions between device-dependent program branches which do not cause id ing—Otherwise we require program naterrapts.

#### INTERRUPT SYSTEMS

- 5-9. Simple Interrupt-system Operations. In an interrupt system, a device-flag level (INTERRUPT REQUEST) interrupts in computer program on completion of the current instruction. Processor hardware then causes a subroutine jump (Sec. 4-12).
  - 1. Contents of the incremented program counter and of other selected processor registers (if any) are automatically saved in specific memory locations or in spare registers.
  - 2. The program counter is reset to start a new instruction sequence (interrupt-service subroutine) from a specific memory location ("trap location") associated with the interrupt. The interrupt thus acted upon is disabled so that it cannot interrupt its own service routine.

Minicomputer interrupt-service routines must usually first sate the contents of processor registers (such as accumulators) which are needed by the main program, but which are not saved automatically by the hardware. We might also have to save (and later restore) some peripheral-device control registers. Only then can the actual interrupt service proceed: the service routine can transfer data after an ADC-conversion-completed interrupt, implement emergency-shutdown procedures after a power-supply failure, etc. Either the service routine or the interrupt-system hardware must then clear the interrupt-causing flag to prepare it for new interrupts. The service routine ends by restoring registers and program counter to return to the original program, like any subroutine (Sec. 4-12). As the service routine complete its job, it must also reenable the interrupt.

EXAMPLE: Consider a simple minicomputer which stores only the program counter automatically after an interrupt. The interrupts conversion-complete interrupt.

Location	Label	Instruction or Word Data (main program)	Comments
1713		current instruction	/ Interrupt occurs here
0000		1714	/ Incremented program / counter (1714) will be / stored here by hard-
9901		JUNP TO SEVICE	/ ware / Trap location, contains / jump to relocatable
3600	SILVICE	STORE ACCUMULATOR IN SAVAC	/ service routine

3600 3601	SRVICE	STORE ACCUMULATOR IN READ ADC	SAVAC	/ Save accumulator / Read ADC into / accumulator and / clear ADC flag
3602		STORE ACCUMULATOR IN	X	/ Store ADC reading
3603		LOAD ACCUMULATOR	SAVAC	/ Restore accumulator
3604		INTERRUPT ON		/ Turn interrupt back on
3605		JUMP INDIRECT VIA	0000	/ Return jump
् इ <b>१</b> ८		(main program)		/ Interrupted program
		•		/ continues
		•		

NOTE: Interrupts do not work when the computer is HALTed, so we cannot test interrupts when stepping a program manually.

5-10. Multiple Interrupts. Interrupt-system operation would be simple if there were only one possible source of interrupts, but this is practically never true. Even a stand-alone digital computer usually has several interrupts corresponding to peripheral malfunctions (tape unit out of tape, printer out of paper), and flight simulators. space-vehicle controllers, and process-control systems may have hundreds of different interrupts.

A practical multiple-interrupt system will have to:

- 1. "Trap" the program to different memory locations corresponding to specific individual interrupts
- 2. Assign priorities to simultaneous or successive interrupts
- 3. Store lower-priority interrupt requests to be serviced after higher-priority routines are completed
- 4. Permit higher-priority interrupts to interrupt lower-priority service routines as soon as the return address and any automatically saved registers are safely stored

Note that programs and/or hardware must carefully save successive levels of program-counter and register contents, which will have to be recovered as needed. Interrupt-system programming will be further discussed in Sec. 5-16.

More sophisticated systems will be able to reassign new priorities through programmed instructions as the needs of a process or program change (see also Secs. 5-12, 5-14, and 5-16).

5-11. Skip-chain Identification of Interrupts. The most primitive multiple-interrupt systems simply OR all interrupt flags onto a single interrupt line. The interrupt-service routine their employs sense, skip instructions (Sec. 5-8) to test successive device flags in order of descending priority.

Suppose that the simple interrupt system discussed in Sec 5-9 was connected not only to the ADC requesting service but also to "emergency" interrupts from a fire alarm and from the computer power supply (Sec 2-10). A skip-chain service routine with appropriate branches for fire alarm, emergency shutdows, and ADC might look like this (only the ADC service routine is actually shows):

SRVICE	SKIP IF FIRE-ALARM FLAG JUMP TO FIRE	LOW	/ Fire alarm? / Yes, go to service / routine		
	SKIP IF POWER FLAG LOW		/ No; power-supply / trouble?		
	JUMP TO LOWPWR		/ Yes, go to service / routine		
	SKIP IF ADC DONE FLAG L	wo	/ No; ADC service / request?		
	JUMP TO ADC		/ Yes, service it		
	JUMP TO ERROR		/ No; spurious / interrupt—print / error message		
ADC	STORE ACCUMULATOR IN READ ADC	SAVAC	/ ADC service routine		
	STORE ACCUMULATOR IN	x			
	LOAD ACCUMULATOR	SAVAC	/ Restore accumulator		
	INTERRUPT ON		/ Turn interrupts back / on		
	JUMP INDIRECT VIA	0000	/ Return jump		

The skip-chain system requires only simple electronics and disposes of the priority problem, but the flag-sensing program is time-consuming (n devices may require  $\log_2 n$  successive decisions even if the flag sensing is done by successive binary decisions). A somewhat faster method is to employ a flag status word (Sec. 5-8), which can be tested bit by bit or used for indirect addressing of different service routines (Sec. 4-11a)

Note also that our primitive ORed-interrupt system must automatically disable all interrupts as soon and as long as any interrupt is recognized. We cannot interrupt even low-priority interrupt-service routines.

5-12. Program-controlled Interrupt Masking. It is often useful to enable (arm) or disable (disarm) individual interrupts under program control to meet special conditions. Improved multiple-interrupt systems gate individual interrupt-request lines with mask flip-flops which can be set and reset by programmed instructions. The ordered set of mask flip-flops is usually treated as a control register (interrupt mask register) which is loaded with

appropriate 0s and 1s from an accumulator through a programmed I/O instruction. Groups of interrupts quite often have a common mask flip-flop (see also Sec. 5-14)

A very important application of programmed masking instructions is to give selected portions of main programs (as well as interrupt-service routines) greater or lesser protection from interrupts.

Note that we will have to restore the mask register on returning from any interrupt-service routine which has changed the mask, so program or hardware must keep track of mask changes. We must also still provide programmed instructions to enable and disable the entire interrupt system without changing the mask.

EXAMPLE. A skip-chain system with mask flip-flops. Addition of mask flip-flops to our simple skip-chain interrupt system (Fig. 5-9) makes it practical to interrupt lower-priority service routines. Each such routine must now have its own memory location to save the program counter, and the mask must be restored before the interrupt is dismissed. The ADC service routine of Sec. 5-11 is modified as follows (all interrupts are initially disabled)

ADC STORE ACCUMULATOR IN SAVAC 0000 / Save program LOAD ACCUMULATOR SAVPC counter STORE ACCUMULATOR IN LOAD ACCUMULATOR MASK / Save STORE ACCUMULATOR IN SVMSK current masl · / Arm higher-LOAD ACCUMULATOR MASK 1 priority intermove LOAD MASK REGISTED / Enable interrupt system INTERRUPT ON READ ADO STORE ACCUMULATOR IN X INTERRUPT OFF LOAD ACCUMULATOR SVMSK Residre previous LOAD MASK REGISTER STORE ACCUMULATOR MIASK mask, and LOAD ACCUMULATOR SAVAC restore accuni INTERRUPT ON SVPC JUMP INDIRECT VIA / Return jump

Since most mimeomputer mask registers cannot be read by the progress the mask setting is displicated in the memory location MASK. Some minicomputers (e.g., PDP-9, PDP-15, Raythgen 706) offew only a restricted set of masks and provide special instruction, which simplify mask saving and restoring (see also Sec. 5-15). Machines having two or more accumulators can reserve one of them to store the mask and thus say memory references.




Fig. 5-9 rupt masking. The mask flip-flops are treated as a control register for the regist

5-13. In rity-interrupt Systems: Request/Grant Logic. We could replace the skip tham system of Sec. 5-11 with hardware for polling successive interrupt these in order of descending priority, but this is still relatively slow if there is many interrupts. We prefer the priority-request logic of Figs. 5-10 or 5-11, which can be located in the processor, on special interface cords and/or on individual device-controller cards.

Refer to Fig. 5-10a. If the interrupt is not disabled by the mask flip-flop or by the PRIORITY IN line, a service request (device-flag lever) will set the REQUEST flip-flop, which is clocked by periodic processor pulses (I, O SYNC) to fit the processor cycle and to time the priority decision. The resulting timed PRIORITY REQUEST step has three jobs.

- 1. It preenables the "ACTIVE" flip-flop belonging to the same interrupt circuit.
- 2. It blocks lower-priority interrupts.
- 3. It informs the processor that an interrupt is wanted

If the interrupt system is on (and if there are no direct-memory-access requests pending, Sec. 5-17), the processor answers with an INTERRUPT ACKNOWLEDGE pulse just before the current instruction is completed (Fig. 5-13). This sets the preenabled "ACTIVE" flip-flop, which now gates the correct trap address onto a set of bus lines—the interrupt is active. INTERRUPT ACKNOWLEDGE also resets all REQUEST flip-flops to ready them for repeated or new priority requests.

Each interrupt has three states: inactive, waiting (device-flag flip-flop set), and active. Waiting interrupts will be serviced as soon as possible. Unless reset by program or hardware, the device flag maintains the "waiting" state.

146




Fig. 5-10a. Priority-chain timing 'quoting logic for one device (see also the timing diagram of Fig. 5-12). The ACKNOWLEDGE line is common to all interrupts on the chain. Note how the flip-flops are timed by the processor-supplied 1.0 SYNO pulses. MASTER CLEAR is usually by the processor whenever power is turned or, and through a console pushbutton, to reset flip-flops initially. Many different modifications of this circuit exist (see also Fig. 5-11). Similar logic is used for direct-memory-access requests.

while higher-priority service routines run and even while its interrupt is disarmed or while the entire interrupt system is turned off.

3-14. Priority Propagation and Priority Changes. There are two basic methods for suppressing lower-priority interrupts. The first is the wired-priority-chain method illustrated in Fig. 5-10. Referring to Fig. 5-10a, the PRIORITY IN terminal of the lowest-priority device is wired to the PRIORITY OUT terminal of the device with the next-higher priority, and so on. Thus the timed requests from higher-priority devices block lower-priority requests. The PRIORITY IN terminal of the highest-priority




Fig. 5-10b and c. Wired-chain priority-propagation circuits. Since each subsystem (and its associated wiring) delays the propagated REQUEST flip-flop steps (Fig. 5-10a) by 10 to 30 nsection simple chain of Fig. 5-10b should not have more than four to six links, the circuit of Fig. 5-10c bypasses priority-inhibiting steps for faster propagation (based on Ref. 10)




Fig. 5-11. This modified version of the priority-interrupt logic in Fig. 5-10a has priority-propagation gates at the output rather than at the input of the REQUEST flip-flop. Again many similar circuits exist.

5-15

device (usually a power-failure, parity-error, or real-time-clock interrupt in the processor itself) connects to a processor flip-flop ("master-mask" flip-flop), which can thus arm or disarm the entire chain (Fig. 5-10b and c).

The computer program can load mask-register flip-flops (Fig. 5-10a) to disarm selected interrupts in such a wired chain, but the relative priorities of all armed interrupts are determined by their positions in the chain. It is possible, though, to assign two or more different priorities to a given device flag: we connect it to two or more separate priority circuits in the chain and arm one of them under program or device control.

Figure 5-11 illustrates the second type of priority-propagation logic, which permits every armed interrupt to set its REQUEST flip-flop. The timed PRIORITY REQUEST steps from different interrupts are combined in a "priority-arbitration" gate circuit, which lets only the highest-priority REQUEST step pass to preenable its "ACTIVE" flip-flop. Some larger digital computers implement dynamic priority reallocation by modifying their priority-arbitration logic under program control, but most minicomputers are content with programmed masking.

The two priority-propagation schemes can be combined. Several minicomputer systems (e.g., PDP-9, PDP-15) employ four separate wired-priority chains, each armed or disarmed by a common "master-mask" flip-flop in the processor. Interrupts from the four chains are combined through a priority-arbitration network which, together with the program-controlled "master-mask" flip-flops, establishes the relative priorities of the four chains.

5-15. Complete Priority-interrupt Systems. (a) Program-controlled Address Transfer. The "ACTIVE" flip-flop in Fig. 5-10a or 5-11 places the starting address of the correct interrupt-service routine on a set of address lines common to all interrupts. Automatic or "hardware" priority-interrupt systems will then immediately trap to the desired address (Sec. 5-15b). But in many small computers (e.g., PDP-8 series, SUPERNOVA), the priority logic is only an add-on card for a basic single-level (ORcd) interrupt system. Such systems cannot access different trap addresses directly. With the interrupt system on, every PRIORITY REQUEST disables further interrupts and causes the program to trap to the same memory location, say 0000, and to store the program counter, just as in Sec. 5-9. The trap location contains a jump to the service routine

SHVICE	STORE ACCUMULATOR IN	SAVAC	/ Unless we have
			/ a spare
			accumulator
	READ INTERRUPT ADDPESS		
	STORE ACCUMULATOR IN	PYR	
	JUMP INDIRECT VIA	PTR	
,	~		

READ INTERRUPT ADDRESS is an ordinary I/O instruction, which employs a device selector to read the interrupt-address lines into the accumulator (Sec 5-9). The IO2 pulse from the device selector can serve as the ACKNOWLEDGE pulse in Fig 5-10a or 5-11 (in fact, the "ACTIVE" flip-flop can be omitted in this simple system). The program then transfers the address word to a pointer location PTR in memory, and an indirect jump lands us where we want to be.

Unfortunately, the service routine for each individual device, say for an ADC, must save and restore program counter, mask. and accumulator (see also Sec. 5-12):

ADC	LOAD ACCUMULATOR	0000	
	STORE ACCUMULATOR IN	SAVPC	
	LOAD ACCUMULATOR	SAVAC	
	STORE ACCUMULATOR IN	SAVAC2	
	LOAD ACCUMULATOR	MASK	
	STORE ACCUMULATOR IN	SVMSK	
	LOAD ACCUMULATOR	MASK 1	
	STORE ACCUMULATOR	MASK	
	LOAD MASK REGISTER		
	INTERRUPT ON		
	READ ADC		/ Usefu! work
	STORE ACCUMULATOR IN	×	/ done only here
	INTERRUPT OFF		
	LOAD ACCUMULATOR	<b>s</b> vmsk	
	STORE ACCUMULATOR	MASK	
	LOAD MASK REGISTER		
	LOAD ACCUMULATOR	SAVAC 2	
	INTERRUPT ON		
	JUMP INDIRECT VIA	SAVPC	

Note that most of the time and memory used up by this routine is overhead devoted to storing and saving registers

- (b) A Fully Automatic ("Hardware") Priority-interrupt System. In an automatic or "hardware" priority-interrupt system, the "ACTIVE" flip-flop in Fig. 5-10a or 5-11 gates the trap address of the active interrupt into the processor memory address register as soon as the current instruction is completed (Fig. 5-12) This requires special address lines in the input, output bus and a little extra processor logic. This hardware buys improved response time and simplifies programming.
  - 1. The program traps immediately to a different trap location for each interrupt: there is no need for the program to identify the interrupt
  - 2. There is no need to save program counter and registers twice as in Secs. 5-11, 5-12, and 5-15a.

5-15




Fig. 5-12. Timing diagram for the priority-interrupt logic of Figs 5-10 and 5-11. The ACKNOWLEDGE pulse remains ON until the trap address is transferred (either immediately over special address lines or by a programmed instruction).

In a typical system, each hardware-designated trap location is loaded with a modified JUMP AND SAVE instruction (Sec. 2-11) Its effective address, say SRVICE, will store the interrupt return address (plus some status bits); this is followed by the interrupt-service routine, which can be relocatable:

SRVICE	xxxx		/ Incremented program- / counter reading / (return address) / saved here
	STORE ACCUMULATOR IN	SAVAC	/ Save accumulator
	LOAD ACCUMULATOR IN LOAD ACCUMULATOR IN STORE ACCUMULATOR IN LOAD MASK REGISTER INTERRUPT ON	MASK SVMSK MASK 1 MASK	/ Save current / mask / Get / new / mask
	READ ADC		/ Actual work begins here

Saving (and later restoring) the interrupt mask in this program is the same as in Secs. 5-12 and 5-15a and is seen to be quite a cumbersome operation. A little extra processor hardware can simplify this job:

1. We can combine the LOAD MASK REGISTER and INTERRUPTION instructions into a single I,O instruction.

2. We can use only masks disarming all interrupts with priorities below level 1, 2, 3, .... Such simple masks are easier to store automatically.

In the more sophisticated interrupt systems, the interrupt return-jump instruction is replaced by a special instruction (no furn from interrupt), which automatically restores the program-counter reading and all automatically saved registers. Be sure to consult the interface manual for your own minicomputer to determine which hardware features and software techniques are available

5-16. Discussion of Interrupt-system Features and Applications. Interrupts are the basic mechanism for sharing a digital computer between different, often time-critical, tasks. The practical effectiveness of a minicomputer interrupt system will depend on:

- 1. The time needed to service possibly critical situations
- 2. The total time and program overhead imposed by saving, restoring, and masking operations associated with interrupts
- 3. The number of priority levels needed versus the number which can be readily implemented
- 4. Programming flexibility and convenience

The minimum time needed to obtain service will include:

- 1. The "raw" latency time, i.e., the time needed to complete the longest possible processor instruction (including any indirect addressing), most minicomputers are also designed so that the processor will always execute the instruction following any I/O READ or SENSE/SKIP instruction. We are sure you will be able to tell why! Check your interface manual.
- 2. The time needed for any necessary saving and/or masking operation.

A look at the interrupt-service programs of Secs 5-11, 5-12, 5-15a, and 5-15b will illustrate how successively more sophisticated priority-interrupt systems provide faster service with less overhead. You should, however, take a hard-nosed attitude to establish whether you really need the more advanced features in your specific application.

It is useful at this no at to list the principal applications of interrupts Many interrupts are accounted with 100 routines for relatively slow devices such as teletypewriters and tape reader punches, and thousands of minicomputers service these happily with simple skip-chain systems. Things become more critical in instrumentation and control systems, which must not miss real-time-clock interrupts intended to log time, to read instruments, or to perform control operations. Time-critical jobs require fast responses. If there are many time-critical operations or any time-sharing computations,

the computing time wasted in overhead operations becomes interesting. Some real-time systems may have periods of peak loads when it becomes actually impossible to service all interrupt requests. At this point, the designer must decide whether to buy an improved system or which interrupt requests are at least temporarily expendable. It is in the latter connection that dynamic priority allocation becomes useful: it may, for instance, be expedient to mask certain interrupts during peak-load periods. In other situations we might, instead, lower the relative priority of the main computer program by unmasking additional interrupts during peak real-time loads

If two or more interrupt-service routines employ the same library subroutine, we are faced, as in Sec. 4-16, with the problem of reentrant programming. Temporary-storage locations used by the common subroutine may be wiped out unless we either duplicate the subroutine program in memory for each interrupt or unless we provide true reentrant subroutines. This is not usually the case for FORTRAN-compiler-supplied library routines. Only a few minicomputer manufacturers and software houses provide reentrant FORTRAN (sometimes called "real-time" FORTRAN). The best way to store saved registers and temporary intermediate results is in a stack (Sec. 4-16); a stack pointer is advanced whenever a new interrupt is recognized and retracted when an interrupt is dismissed The best minicomputer interrupt systems have hardware for automatically advancing and retracting such a stack pointer (Sec. 6-10).

If very fast interrupt service is not a paramount consideration, we can get around reentrant coding by programming interrupt masks which simply prevent interruption of critical service routines.

In conclusion, remember that the chief purpose of interrupt systems is to initiate computer operations more complicated than simple data transfers. The best method for time-critical reading and writing as such is not through interrupt-service routines with their awkward programming overhead but with a direct-memory-access system, which has no such problems at all.

## DIRECT MEMORY ACCESS AND AUTOMATIC BLOCK TRANSFERS

5-17. Cycle Stealing. Step-by-step program-controlled data transfers limit data-transmission rates and use valuable processor time for alternate instruction fetches and execution; programming is also tedious. It is often prescrable to use additional hardware for interfacing a parallel data bus directly with the digital-computer memory data register and to request and grant 1-cycle pauses in processor operation for direct transfer of data to or from memory (interface or cycle-stealing operation). In larger digital machines, and optionally in a few minicomputers (PDP-15), a data bus can even access one memory bank without stopping processor interaction with other men w banks at all.

Note that cycle steeling in no way disturbs the program sequence. Even though smaller digital computers must stop computation during memor, transfers, the program simply skips a cycle at the end of the current memory cycle (no need to complete the current instruction) and later resumes just where it left off. One does not have to save register contents or other information, as with program interrupts




Fig. 5-13. A direct-memory-access (DMA) interface

5-18. DMA Interface Logic. To make direct memory access (DMA) practical, the interface must be able to:

- 1. Address desired locations in memory
- 2. Synchronize cycle stealing with processor operation
- 3. Initiate transfers by device requests (this includes clock-timed transfers) or by the computer program
- 4. Deal with priorities and queuing of service requests if two or more devices request data transfers

DMA priority/queuing logic is essentially the same as the priority-interrupt logic of Figs 5-10 and 5-11; indeed, identical logic cards often serve both purposes DMA service requests are always given priority over concurrent interrupt requests.

Just as in Fig. 5-11, a DMA service request (caused by a device-flag level) produces a cycle-steal request unless it is inhibited by a higher-priority. request, the processor answers with an acknowledge (priority-grant) pulse. This signal then sets a processor-clocked "ACTIVE" flip-flop, which strobes a suitable memory address into the processor memory address register and then causes memory and device logic to transfer data from or to the DMA data bus (Fig. 5-13).

5-19

155

In some computer systems (e.g., Digital Equipment Corporation PDP-15), the DMA data lines are identical with the programmed-transfer data lines. This simplifies interconnections at the expense of processor hardware. In other systems, the DMA data lines are also used to transmit the DMA address to the processor before data are transferred. This further reduces the number of bus lines, but complicates hardware and timing.




Fig. 5-14. A simple data channel for automatic block transfers

5-19. Automatic Block Transfers. As we described it, the DMA data transfer is device-initiated. A program-dependent decision to transfer data, even directly from or to memory, stin requires a programmed instruction to cause a DMA service request. This is hardly worth the trouble for a single-word transfer. Most DMA transfers, whether device or program initiated, involve not single words but blocks of tens, hundreds, or even thousands of data words.

Figure 5-14 shows how the simple DMA system of Fig 5-13 may be expanded into an automatic data channel for block transfers. Data for a block can arrive or depart asynchronously, and the DMA controller will steal cycles as needed and permit the program to go on between cycles. A block of words to be transferred will, in general, occupy a corresponding block of adjacent memory registers. Successive memory addresses can be

gated into the memory address registered by a counter, the current-address counter. Before any data transfer takes place, a programmed instruction sets the current-address counter to the desired initial address; the desired number of words (block length) is set into a second counter, the word counter, which will count down with each data transfer until 0 is reached after the desired number of transfers. As service requests arrive from, say, an analog-to-digital converter or data link, the DMA control logic implements successive cycle-steal requests and gates successive current addresses into the memory address tegister as the current-address counter counts up (see also Fig. 5-5a).


The word counter is similarly decremented once per data word. When a block transfer is completed, the word counter can stop the device from requesting further data transfers. The word-counter carry pulse can also cause an *interrupt* so that a new block of data can be processed. The word counter may, if desired, also serve for sequencing device functions (e.g., for selecting successive ADC multiplexer addresses).

Some computers replace the word counter with a program-loaded finaladdress register, whose contents are compared with the current-address counter to determine the end of the block.

A DMA system often involves several data channels, each with a DMA control, address gates, a current-address counter, and a word counter, with different priorities assigned to different channels. For efficient handling of randomly timed requests from multiple devices (and to prevent loss of data words), data-channel systems may incorporate buffer registers in the interface or in devices such as ADCs or DACs.

**5-20.** Advantages of DMA Systems (see Ref. 6). Direct-memory-access systems can transfer data blocks at very high rates (10<sup>6</sup> words/sec is readily possible) without elaborate I/O programming. The processor essentially deals mainly with buffer areas in its own memory, and only a few I O instructions are needed to initialize or reinitialize transfers.

Automatic data channels are especially suitable for servicing peripherals with high data rates, such as disks, drums, and fast ADCs and DACs. But fast data transfer with minimal program overhead is extremely valuable in many other applications, especially if there are many devices to be serviced. To indicate the remarkable efficiency of cycle-stealing direct memory access with multiple block-transfer data channels, consider the operation of a training-type digital flight simulator, which solves aircraft and engine equations and services an elaborate cockpit mock-up with many controls and instrument displays. During each 160-msec time increment, the interface not only performs 174 analog-to-digital conversions requiring a total conversion time of 7.7 msec but also 430 digital-to-analog conversions, and handles 540 eight-bit bytes of discrete control information. The actual



INTERFACING THE MINICOMPLIER WITH THE OUTSIDE WORLD

Fig. 5-15a. Memory-increment technique of measuring amplitude distributions (based on Ref. 6)

time required to transfer all this information in and out of the data channels is 143 msec per time increment, but because of the fast direct memory transfers, evele-stealing subtracts only 3.2 msec for each 160 msec of processor time (Ref. 2)

5-21. Memory-increment Technique for Amplitude-distribution Measurements. In many minicomputers, a special pulse input will increment the contents of a memory location addressed by the DMA address lines; an interrupt can be generated when one of the memory cells is full. When ADC outputs representing successive samples of a random voltage are applied to the DMA address lines, the memory-increment feature will effectively generate a model of the input-voltage amplitude distribution in the computer




Fig. 5-156. An amplitude-disar budon display optomed by the method of Fig. 5-15a. (Digital Equipment Corporation )

memory: Each memory address corresponds to a voltage class interval, and the contents of the memory register represent the number of samples falling into that class interval. Data taking is terminated, after a preset number of samples or when the first memory register overloads (Fig. 5-15a). The empirical amplitude distribution thus created in memory may be displayed or plotted by a display routine (Fig. 5-15b), and statistics such as

$$\overline{X} = \frac{1}{n} \sum_{k=1}^{n} X_k \qquad \overline{X}^2 = \frac{1}{n} \sum_{k=1}^{n} X_k^2 \qquad \cdots$$


are readily computed after the distribution is complete. This technique has been extensively applied to the analysis of pulse-energy spectra from nuclear-physics experiments.

Joint distributions of two random variables X, Y can be similarly compiled. It is only necessary to apply, say, a 12-bit word X. Yeomposed of two 6-bit bytes corresponding to two ADC outputs X and Y to the memory address register. Now each addressed memory location will correspond to the region  $X_i \le X < X_{i+1}, Y_k \le Y < Y_{k+1}$  in XY space.

5-22. Add-to-memory Technique of Signal Averaging. Another commandpulse input to some DMA interfaces will add a data word on the J'O-bus data lines to the memory location addressed by the DMA address lines without ever bothering the digital-computer arithmetic unit or the program. This "add-to-memory" feature permits useful linear operations on data obtained from various instruments; the only application well known at this time is in data averaging.

Figure 5-16a and b illustrates an especially interesting application of data averaging, which has been very fruitful in biological-data reduction (e.g., electroencephalogram analysis). Periodically applied stimuli perduce the same system response after each stimulus so that one obtains an analog waveform periodic with the period T of the applied stimuli. To pull the desired function X(t) out of additive zero-mean random noise, one odds X(t), X(t + T), X(t + 2T), during successive periods to enhance the signal, while the noise will tend to average out. Figure 5-16c shows the extraction of a signal from additive noise in successive data-averaging runs.

5-23. Implementing Current-address and Word Counters in the Processor Memory. Some minicomputers (in particular, PDP-9, PDP-15, and the PDP-8 series) have, in addition to their regular DMA facilities, a set of fixed core memory locations to be used as data-channel address and word counters Ordinary processor instructions (not I/O instructions) loadthese locations, respectively, with the block starting address and with minus the block count. The data-channel interface card (Fig. 5-17) supplies the address of one of the four to eight address-counter locations available inthe processor: the word counter is the location following the address counter.






Fig. 5-16a and b. Signal enhancement by periodic averaging (a) and add-to-memory technique for signal averaging (b) (based on Ref. 6)

Now, successive service requests steal not one but three or four cycles since the processor must increment the two counter locations, and they then transfer data to or from successive memory cells indirectly addressed via the address counter. When the word counter reaches 0 (from its negative initial setting), the processor issues a special signal which is used to stop further service requests and usually to interrupt the processor (Fig. 5-17).

Some memory-implemented data channels will also permit add-to-memory operation (PDP-9, PDP-15). The Honeywell 316/516 machines implement a final-address register in memory rather than a word counter (Sec 5-19) and permit automatic alternation of data transfers to or from two blocks of memory locations (swinging buffers).

Memory-implemented data channels permit automatic block transfers with a minimum of interface hardware since they eliminate the two external counter/registers plus the circuits needed to preset them. On the other hand, logic




Fig. 5-16c. A periodically retriggered waveform extracted from additive noise through successive signal-averaging runs. The display is self-scaling, i.e., ordinate words are shifted right by 1 bit after 2,4,8, repetitions to divide accumulated sums by the number of repetitions. (University of Arizona, PDP-9 data taken b, H. M. Aus.)

circuits are becoming more and more inexpensive, and true data channels steal only one-third to one-fourth as much processor time as memory-implemented channels.

# SOME INTERFACE-HARDWARE CONSIDERATIONS

5-24. From Ready-made to Do-ity purself interfaces. Device controllers for typical peripheral devices have many common features, so several minimomputer manufacturers sell standard interface cards. Typical device-controller cards implement a device selector, bus gates, a register, and/or some device-flag flip-flops and sense gates. The same card or a second card may comprise interrupt logic or a data-channel controller. Some minicomputer main-frames (e.g., Hewlett-Packard, Data General) have




Fig. 5-17. With data-channel address and word counters implemented in the processor memory, data-channel operation requires only a simple interface card containing priority queuing and address logic like that in Fig. 5-19, but each data transfer steals three or four processor cycles, not just one cycle

special slots for interface cards. In other systems, a substantial portion of the interface logic is physically associated with each device

Interface logic, all the way from simple data-transfer and sensing logic to new and special controllers, displays, and accessory arithmetic units, is remarkably easy to make from commercially available logic cards and/or socket-mounted integrated circuits. Several manufacturers sell logic and related analog/digital circuit cards (ADCs, DACs, electronic switches, amplifiers, power supplies), plus very convenient mounting hardware, enclosures, panel switches, indicators, etc. (Fig. 5-18). Transistor/transistor logic (TTL) interfaces naturally with most minicomputers, but high-noise-immunity logic (Vinterfal HTL. Digital Equipment Corporation K-series cards) should be considered for high-noise environments, these circuits have larger logic-level swings and are intentionally slower to reduce the possibility of random-noise triggering




Fig. 5-18a. Much of the interface logic in this Hewlett-Packard 2100A system is on it and facturer supplied interface cards plugged into the processor chassis. (Hewlett-Packard Carpor ition)

We recommend wire wrapping with a simple "squeeze gun" (Fig. 5-18c), rather than soldering, for convenient and reliable connections except for fast emitter-coupled logic (ECL) and radio-frequency circuits. A very little knowledge of digital-logic design goes a long way (Table 1-5), but if you have problems, we suggest that you hire a graduate student from the nearest electrical engineering department part time.

5-25. I/O-bus Lines and Signals. Party-line I/O buses (Sec. 5-1) are usually "daisy-chained" from device to device through male female connector pairs, with a suitable line termination plugged into the last female connector.

Figure 5-19 shows some typical bus circuits. Most minicomputer TTL interfaces employ open-collector integrated circuits (gates or amphifiers) as line drivers (Fig. 5-19a). Off-the-shelf ICs not specifically designed as line drivers may require testing for voltage levels and rise times. Ordinary gates used as line receivers may also have to be tested for safe logic-level thresholds. It is surely best to employ special drivers and receivers (perhaps even push-pull drivers and receivers. Sec. 5-26), but this may not be necessary for short buses. If in doubt, use special cards supplied by the computer manufacturer.




Fig. 5-12h and e. Legic eards, recept icles, and a Gordner-Denver wire-vr. p tool for assembling homercade minicomputer interface systems. (Digital Equipment Corporation)

With wiring delays (at least 1.5 nsec/ft) of the same order as logic rise times, transmission-line reflections must be considered (Fig. 5-20). If the power to each device on a daisy-chained bus can be turned off separately, the interface designer must make sure that this will not affect proper operation of other devices (see also Figs. 5-19 and 5-20)




Fig. 5-19a. Output stages of an open-collector, inverting TTL bus driver and its equivalent source impedance




Fig. 5-19b and c. A unuar moral processor-ro-device bus (b) and a bidirectional bus (c) each without differential line receivers. Undirectional Let cost processor bus lines would also be terminated at both ends as in Fig. 5-19.

Use lines whose characteristic impedance  $Z_0$  is at least 90 ohms (93-ohm coax or 100-ohm No. 26 or 28 twisted pair, about 30 turns/ft), with ground return. Flat cable, with signal conductors separated by ground returns, and possibly with a shielding backplane, is very convenient, especially for short (below 1 to 3 ft) cable runs. A diode or Schottky-diode reverse termination at the output end will limit negative overshoot; follow the

5-26

INTERFACING THE MINICOMPUTER: WITH THE OUTSIDE WORLD




Fig. 5-20. A series-terminated transmission line. The effect on the driving circuit does not change when the receiver power supply is turned off. T is the line-propagation delay

computer manufacturer's recommendations. Do not use flip-flops as line drivers.

I/O-bus logic levels are not usually the same as standard logic levels but will depend on the ous system and loading. Note in particular that many minicomputer I/O buses are driven by amplifiers or gates which invert logic levels (e.g., Fig. 5-19a), i e., bus signals corresponding to logical 1 may be LOW voltage ("ACTIVE LOW" signals). Check your interface manual, which will also specify the load each bus line can drive under various conditions.

5-26. Noise, Interconnections, and Ground Systems. Digital-computer interfaces are very often connected to sensitive and accurate analog. instrumentation and computing circuits. Digital-system noise, especially high-frequency spikes and pulse ringing, can cause very objectionable noise in analog circuits via ground currents and radiation. This can be true even though the digital circuits themselves work well within their noise-immunity limits. Transistor/transistor logic (TTL), and diode/transistor logic (DTL), with their fiarsh ground-current transients and relatively high output impedances, are bad offenders in this respect. Emitter poupled legic (ECL) has near-constant grounds our ent, low logic levels, and low our put impedances, and lusa good choice in territeal wide-using analogid gital chains Digitally controlled addices in scanne circuits (dignal-fo-analog convertors, samplehold circuits, municiplescrap sticuld he designed to primarize hapodunses commonito ผู้ไปใช้ผลาสะครายโคสาร์เล

Ground-synth is bother and common pack of languages of othe cause serious

problems. A good earth ground is not always easy to come by, and the power-line "industrial" ground should be used for ac return only. To minimize common ground impedances within a cabinet or subsystem, it is best to select a single common ground point and to return all signal, power, and chassis grounds separately to this point, which is also connected to earth ground.

Unfortunately, this simple technique may not work when we must ground widely separated subsystems interconnected by signal lines (e.g., a digital




Fig. 5-21. Interconnection and grounding of two typical subsystems. Differential line reservices cancel common-mode ground-loop and other disturbances. An even better the had in the second push-pull line receivers and line drivers without any ground return between impairments Radiation from digital circuits is still a problem (see also Table 5-2). Earth-ground coling from required for electrical safety, may need shielding. Power-supply ac imputs may need read or frequency filters, and power transformers may need electrostatic shields.

computer and an analog subsystem 40 ft away). We will then give each subsystem a common ground point and try to keep all power-supply loops within each subsystem. But if each subsystem has an earth ground (often required for electrical safety), then we have a ground loop enclosed by the ground connections and each signal wire. Such inductive loops will pick up and/or radiate noise (Fig. 5-21) The best way to fix this is to use differential (push-pull) signal transmission or at least differential signal receivers, which will cancel ground-loop noise and other disturbances common to both differential inputs (Fig. 5-21; see also Table 5-1)

If electrical safety is no problem, we may omit one earth ground and inforcement the subsystem greands through a ground return line in the signal cable. Signal-cable shields must never carry ground currents, they ordinarily connect to chassis ground at the source end. Even so, we may still he was stoud loop formed through leakage reststances and capacitances.

I/O-SOFTWARE REQUIREMENTS

2 It is important to keep a much of the digital roise as possible within the digital-circuit cards and out of power-supply in digital activities and to keep the singular out of the analog circuits as best possible. For this reason, every digital and analog circuit card should have decoupling circuit on each power-supply line. A ground plane ought to be used on each card, not so much for electrostatic shielding as to reduce the areas of inductive loops. Laminated power-supply bases also help with decoupling.

circuits used. Wites from each circuit should fan out not continue from point to point.

3. Digital ground returns (which act as transmitting antennas') should be kept separate and well away from analog ground leads. It is, in fact, a good idea to keep digital and analog circuits in separate shielded enclosures and to operate their power supplies from different phases of the three-phase line, with RF filters in each ac lead.

4. Where a digital computer is connected to a linkage or onalog subsystem, we must avoid returning any digital signals through the common ground. It is best to use push-pull line drivers with twisted and shielded lines into differential line receivers, or at least differential line receivers fed with the digital signal and digital ground-return lines. Balun transformers have also been successfully used to replace actual differential lines. Slow logic signals (below 20 to 100 kHz) can be isolated by light-coupled semiconductor switches.

Finally, make sure that all operational amplifiers and other analog feedback circuits are equalized so as to avoid high-frequency peaks (which cause ringing when excited by digital noise).

With all these precautions, it is possible to keep digital noise on analog circuits below 5 to 10 my peak to peak.

could refer to a multiplexed I/O bus (Sec. 5-1), a party-line I/O bus (Sec. 5-1), or a direct-memory-access interface (Sec. 5-19).

## ELEMENTS OF INPUT/OUTPUT SOFTWARE

5-27. I/O-software Requirements. We have already exhibited some simple I/O routines in Secs. 5-8 to 5-15 (see also Table 5-1). Most practical applications will involve multiple data transfers: a program may need an array of 1,000 ADC readings in memory, or one may want to print a 72-character line taken from a list of two-character 16-bit words. Storage areas for arrays thus intended for I/O are known as buffers.

Since external devices usually process data at rates different from that of the program, we may have to provide intermediate storage in the form of two or more buffers in memory so that, for instance, ADC readings can be recorded in one are in while the program is a second buffer. We can then into change buffers (by changing pointer addresses) when the processor or the ADC is finished with one array; if necessary, three or more such buffers may have to be provided

We can now discern requirements typical of input/output programming:

1. Practically all input/output routines require careful programming of interrupt service, i.e., of priorities, masking, register saving and restoring.




Fig. 5-22. Ladder-network digital-to-analog converter for converting 2s-complement binary numbers (a) and a feedback-type analog-to-digital converter (b) (Based on G. A. Korn and T. M. Korn, Electronic Analog and Hybrid Computers, 2d ed., McGraw-Hill, New York, 1972)

Table 5-1 summarizes general rules for minimizing digital-circuit noise in analog subsystems.

You must consult the interface manual for your specific minicomputer in every case to check on:

The specific interface-logic scheme employed and details of its operation and tirring

Special I/O instructions used

Tolerances on logic levels, rise times, pulse-timing permissible circuit loads (famout), total bus length, etc.

Integrated-circuit modules recommended for interfacing

Whether the power to individual devices can be turned off without affecting the rest of the system

Different manufacturers employ terms like multiplexer channel, data channel, and selector hus with completely different meanings. Each of these terms

etc. (even DMA block transfers are usually terminated and reinitiated by interrupts).

- 2. These interrupt-service programs must also manage assignment and reassignment of buffer areas so as to avoid interference between data-processing and I/O operations.
- 3. Numerical-character I/O for numerical computations is necessarily associated with formatting routines relating numerical input or output data to binary fixed-point or floating-point number representations used in the computer. Character packing/unpacking (Sec. 4-11) is in a similar category. Formatting and packing/unpacking are not themselves I/O operations but are often combined with I/O.
- 4. In addition to this, input/output programs often include error routines which advise the programmer of incorrect I/O requests (e.g., calls to devices which do not exist or are assigned to other jobs), parity errors, etc.

As a result of these requirements, input/output programming always involves an ugly amount of tedious (but important) detail, which has little to do with the computer application as such. To relieve the computer user (who would like to concentrate on his applications programs), computer manufacturers furnish "canned" I/O and formatting routines and special system programs which make it easy to call I/O-related routines from user programs.

5-28. Use of FORTRAN Formatting and I/O. Most readers will be familiar with FORTRAN formatting and I/O statements like

12 FORMAT (E 10.4) READ (2, 12) X

where E 10.4 calls for a floating-point conversion, 2 is the number of the peripheral device to be read, and 12 refers to the associated FORMAT statement. Unformatted READ or WRITE statements like

## WRITE (7) X, Y, Z

call for input or output of the listed quantities in binary form (e.g., for ADCs and DACs).

Minicomputer FORTRAN compilers recognize such statements and automatically generate the appropriate formatting and I O routines without further effort on the part of the programmer. With programs written in assembly language, the easiest way to produce formatted numerical input/output is still to link the assembly-language program to a short FORTRAN program for FORTRAN I/O (Sec. 4-20). The time consumed by the (unseen, but quite formatable) FORTRAN-generated formatting and I/O

routines will rarely bother you with slow keyboard/printer I/O, although you might notice the time lost with alphanumeric cathode-ray-tube displays supervising real-time computations.

5-29. Interpreter-program Formatting and I/O. Interpreter systems (e.g., BASIC and FOCAL, Sec. 3-8) include formatting and I'O commands used much like the corresponding FORTRAN statements, plus special commands for simple cathode-ray-tube and plotter graphics output. Several minicomputer manufacturers supply special versions of interpreter systems such as BASIC with greatly enhanced I/O capabilities for "conversational" programming of instruments, test systems, and process controllers (Sec. 7-3). Such systems are extra convenient, but their range of applications may be restricted. Interpreters do not generate relocatable code which can be combined with other programs, and execution may be slow.

5-30. I/O at the Assembly-language Level: Device Drivers. At the assembly-language level, a complete I/O operation is called as a subroutine known as a device driver or device handler. The most important drivers implement block transfers, and any one device driver can involve all or most of the I/O-related jobs listed in Sec. 5-27, including formatting. The same peripheral device (a paper-tape punch, say) could have two, three, or more associated drivers for different jobs or formats (e.g., binary and ASCII output).

Most device drivers involve interrupt service and can, therefore, be separated into two sections. The initiator subroutine reserves buffer space in memory through pseudo instructions like

BUFFR .BLOCK SIZE / Saves SIZE locations / starting at BUFFR

initializes buffer pointers, and prepares a peripheral device by clearing flags, setting control registers, and checking status.

The continuator section of the device driver typically initiates data transfer (e.g., START ADC CONVERSION or ENABLE DATA CHANNEL) and returns to the main program to wait for an interrupt. The continuator section of the device driver also comprises the interrupt-service routine(s) needed for data transfer and/or its termination (as in DMA block transfers, Sec. 5-19). Both initiator and continuator routines will, in general, have exits to the main computer program and to error printout or display sub-routines (in case we have called for a nonexistent, illegal, or unready device; if there is no buffer space left, etc.)

Frequently needed device drivers (e.g., for reading and printing a line of text, reading and writing ASCII and binary tape records, etc.) are practically always furnished by the computer manufacturer as library routines. Complete device drivers for specific systems, including some DMA drivers, will be found in each minicomputer manual. They can often be used as

#### 1 ABI E 5-2 Typical Minicomputer Peripheral Devices and I O Instructions (see also Sees 3-10 3-14, and 7-91

#### PAPER-TAPE READER, PAPER-TAPE PUNCH, KEYBOARD, TELEPRINTER

Each of these electromechanical character-handling devices has an 8-bit device register (character buffer), which can be read or loaded by a processor I/O instruction. But each such data transfer must wait until completion of a relatively slow electromechanical reading, punching, or printing operation is signaled by a device flag (flip-flop) via a sense or interrupt line Typical instructions are

- I CLEAR DEVICE FLAG/OPERATOR ON NEXT CHARACTER clears the flag and permits the device register to receive or transmit a new character through electromechanical operations 4shift 8 bits into device register from keyboard if a key is struck, read and advance tape, punch, print)
- 2. HEAD (LOAD) DEVICE REGISTER a fast, all-electrical data transfer to or from a processor accumulator
- 3. SKIP ON DEVICE FLAG used to implement a skip loop as in Sec 5-8 for noninterrupt
- 4. Two or all three of these instructions can be combined into a single 1:0 instruction employing two or three IO pulses (Sec. 5-3).

Special contiol characters control special teleprinter operations (tab. line feed, form feed, etc.)

#### B. MAGNETIC-TAPE TRANSPORTS (see also Sec 3-10)

Tape-transport-controller logic "repacks" 8- to 18-bit computer words into 7-bit or 9-bit tape words, adding extra parity bits as needed. Binary or character formats can be selected through processor instructions

Data transfers to and from magnetic tape are usually direct-memory-access block transfers, so the controller has a current-audress counter and a word counter (Sec. 5-19), which can be preset by processor instructions. Since tape keeps moving once a transfer is initiated and may transfer as many as 50,000 bytes/sec, the tape-transport controller employs double buffering (Fig. 5-4d) between tape and memory. Only one transport at a time transfers data, but others can wind or rewind at the same time.

The controller has a control register (Sec. 5-4) whose control bits are set by processor instructions which implement (and possibly combine) functions like

Select one of 4 to 16 transports Select binary or character format

Select tape speed Select record density

Write end of file

Transport busy

Write (read) forward Write (read) backward

Rewind Backspace

Advance to end of file

The current-address counter and the status of the control register can also be read by processor instructions. In addition, tape transport flag flip-flops can be sensed or cause interrupts to defect conditions such as

Transport not ready (no power, no tape)

End (or beginning) of tape Parity or check-sum error

Word-counter overflow

Exagnetic-rape driver routines are usually supplied as part of system programs (Secs. 3-12) ar 1 5-31) and can be guite complicated since hardware and program will, respectively, check latoral and longitudinal parity (See 3-10). The controller can 'retr," reading or writing when a parity error occurs

#### C. FIXED-HEAD DISKS AND DRUMS

A disk of dilum rotates communisty. Each computer word (plus a parity bit and worddelimiting guard bits) is recorded serially along numbered tracks, with one read/write head to each track. Each memory location on a disk system (disk uddre it is specified by its disk Sees 3-10 3-14, and 7-9) (Continued)

IABLE 5-2. Typical Minicomputer Peripheral Devices and I/O Instructions (see also

number, track number, and segment address. Segment addresses are prerecorded on an address track, each segment address is read before the corresponding words pass under the read/write

Data transfers (typically 50,000 to 180,000 nords 500) are DMA block transfers via a disk buffer register, which buffers a slift register in plantating the parallel serial or serial/parallel conversion. The controller has a current-address counter and a word counter, which can be preset by processor instructions (Sec. 5-19). DMA word-transfer request pulses synchronized with the disk rotation are derived from another prerecorded track. All prerecorded tracks are duplicated in case one gets damaged

A typical disk may have 128 data tracks, with 2,048 word locations and an end-of-track gap on each track. Word sequences can be written or read consecutively along a track, switching to the next track when the end-of-track gap is reached ("spiral" writing or reading). If a slower data-transfer rate is desirable, the controller can also read every other word, or every fourth word, along each track, so that words are effectively interleaved

To initiate a data transfer, programmed instructions set a disk control register to WRITE or READ and preset the current-address register, the word counter, and the disk address register The latter (which may be a two-word register) specifies the disk, track, and segment address for the first word of a data block. When the segment address matches that read on the address track, the disk controller initiates the block transfer, which stops when the word counter runs out; this will also cause a program interrupt (Sec. 5-19)

Besides WRITE and READ, disk systems have a CHECK (COMPARE, SEARCH) mode which compares a word set into the disk buffer register with the word currently read from the disk into the shift register, and which sets an interrupt flag when the words agree. This mode is used for checking purposes, and can also find words on the disk

Other interrupt flags detect parity errors, missing prerecorded-track bits, illegal addresses, etc Front-panel write-lock switches can protect selected tracks from overwriting, e.g., to protect system programs.

#### D. REAL-TIME CLOCKS

Timing pulses needed to relate computer operations to real time are derived either from the 60-Hz line frequency (50 Hz in Europe) or from a 10-Hz to 1-MHz crystal oscillator (clock oscillator); counter flip-flops yield submultiples of the clock frequency, as desired. Timing pulses can be started by an external gate signal or by a programmed instruction setting a controlregister bit (Sec 5-4), or the clock may run free

Timing pulses are counted by a clock counter. If the clock counter is initially reset to 0 by a programmed I/O instruction, the count will be proportional to elapsed time and can be read by the computer program when desired. To mark a preser time interval, we preset the clockcounter recognition gate (NAND gate, see also Table 1-5ai, which detects when the counter reaches 0 after N clock pulses. The gate output then interrupts the processor (clock interrupt) The ensuing interrupt-service routine performs whatever timed operation is wanted and can reset the clock counter to repeat periodic eveles

In many miniconiputers, the cock counter is not a hip-flop register but an incrementable memory location (memory-increment technique, Sec. 5-21)

#### E DIGITAL-TO-ANALOG CONVERTERS

The most commonly used digital-to-analog converters (DACs) are resistance networks whose output voltage or current is determined by an analog input (reference, oltage) and a digital number set into the DAC fip-flop register. Each register bit controls one of the electronic Switches (hit switches), which together determine the correct output. As a typical example, the ladder-network D4C of Fig. 5-22a is designed to convert 2s-complement-coded binary numbers (Tables 1-1 and 1-2) into positive and negative analog output. Converters for many other codes te g BCP, Table 1-4) exist (Ref. 18)

If two or more DACs must be updated simultaneously tas in cathode-ray-tube displays. See

173

TABLE 5-2 Typical Minicomputer Peripheral Devices and I O Instructions (see also Secs 3-10 3-14 and 7-91 (Cor ) and 1

7-9, or analog hybrid computers), the double-buffering scheme of Fig. 5-4d permits individual loading of DAC buffer registers. All DACs can then be updated simultaneously through a programmed instruction producing a common transfer pulse. If one must service more DACs than there are readily available I O addresses, DAC addresses can be entered as data words into a control register (DAC address register)

INTERFACING THE MINICOMPUTER WITH THE OUTSIDE WORLD

#### F ANALOG-TO-DIGITAL CONVERTERS

Analog-to-digital converters (ADCs) are discussed in detail in Ref. 18. There are two principal types Many digital voltmeters employ analog-to-time conversion i.e., the START CONVERSION command causes a binary or decimal counter to count clock pulses while an analog sweep voltage varies between a reference voltage level and a voltage level proportional to the unknown input (or, in the more accurate prograting converters, to a time average of the input) See Ref. 18. The count then terminates and the CONVERSION COMPLETE flag level goes up, the counter can now be read by the digital computer 8- to 14-bit precision is possible, with conversion times between 0.5 and 500 msec

Faster binary ADCs employ the feedback principle illustrated in Fig. 5-22b. After the START CONVERSION signal, digital logic tries to set a DAC register so that the DAC output approximates the unknown analog input as closely as possible. A voltage comparator (basically a high-gain amplifier) produces logic 1 output if the comparison DAC output is too large, and 0 otherwise The most commonly used ADC feedback logic successively tries the sign bit (with all other DAC bits at 0), then the most significant bit, etc (successive-approximation 4DC) This requires n voltage comparisons for n bits. The CONVERSION COMPLETE flag goes up, and the ADC output can be read from the DAC register when the comparison voltage equals the unknown input within one-half of the voltage step determined by the least significant bit Up to 15-bit precision is possible, but that may require 30 to 50 µsec, 1 to 20 µsec is typical for 8- to 12-bit precision

The ADC flag is reset (cleared) by the READ ADC instruction and/or by the START CONVERSION instruction or timing pulse

An ADC often serves multiple analog channels through an analog-switching scheme (relay or electronic analog multiplexer) The multiplexer address is determined by a control register (multiple ver address register), which may be set by the digital computer or can be incremented to scan successive input channels

Because of the finite ADC conversion time, accurately timed sampling of time-variable analog signals may require an analog sample-hold circuit, which holds the desired analog voltage sample long enough for conversion (Ref. 18)

NOTE. Other important and interesting peripheral-interface systems discussed in this book are cathode-ray-tube displays (Sec. 7-8) and communication-system interfaces (Sec. 7-14)

models for new or modified drivers. References 10 and 11 give detailed instructions for writing drivers fitted to Hewlett-Packard computers and operating systems

5-31. Input/Output Control Systems (IOCS). (a) Subroutine Calls for Device Drivers. The subroutine calling sequence for a device-driver mitiator (which may also pass parameters to its continuator) must transfer device number and function, buffer iocation(a) and size(s) and pointers to error routines. To symplify and standardize calls for I/O operations and to simplify assignment of cowees to different tasks (Sec. 5-30), the better minicomputer systems incorporate their device-driver lebraries into a special system program, the input oction control system GOCS, which is usually furnished as part of a monitor or executive system (Sec. 3-12).

With IOCS, the device drivers in the IOCS library are never called directly. Instead, user programs requesting I/O call on a single master subroutine, tocs, whose four-word to eight-word calling sequence specifies device, functions, formatting (if any), buffer(s), and error exit.

> JUMP AND SAVE locs (device/function/format, code) (address of error routine) (buffer starting address) (buffer size)

The proper codes to be used will be found in your minicomputer manual The tocs subroutine passes the information in the calling sequence to the appropriate device driver, calls its initiator routine, and returns control to the calling program. Interrupts which occur during or on termination of the transfer are processed entirely by the system; no interrupt-handling subroutines are required in the user's program (Ref. 10).

With such a system, the user program requires only a single .EXTERNAL reference (Sec. 4-19) to 10 cs for any and all drivers. Some operating systems, however, save core space by requiring a list of the devices or drivers actually used, e.g.,

> **EXTERNAL** 3. 4. 7

so that the loader need only load the device drivers which are actually used.

NOTE. To make IOCS practical, the assembler used must permit external linkage to IOCS, or else the iocs subroutine and the associated device drivers must be supplied by the assembler itself, just as some FORTRAN compilers supply their own I/O plogr imming system

- (b) Buffer-status Management. In connection with appropriate device handlers, an input/output control system also maintains status words which can specify not only device status but also the buffer(s) currently kept busy by program or devices. Special IOCS-subroutine calling sequences or IOCS macros can read these status words for use by the user program. We may also have special IOCS subroutines or macros (e.g., •WAIT m, n) which stop the user program until a required buffer is free (this is analogous to, but not the same as, a skip loop waiting for device readiness). More elaborate device handlers may do such buffer management automatically
- (c) IOCS Macros (see also Sec 4-21) As a further convenience, the larger minicomputer input/output control systems replace each iocs subroutine call and its elaborate calling sequence by an IOCS macro, such as

a, b, c, d.WRITE a, h, c, dREAD

where the arguments a, b, c, d specify device, function, for p = q, buffer, and

error exit. Assembly-language I/O programming then approaches the simplicity of FORTRAN I/O, with various optional tradeoffs between programming flexibility and simplicity. It is, for instance, possible to standardize buffer sizes so that they need not be included as parameters.

(d) Device-independent IOCS (see also Sec. 3-12). Good input/output control systems permit device-independent programming; i.e. user programs refer to each peripheral device by the logical device number to which a physical device (identified by a physical device number, name, or code) is attached through program statements. Device-independent IOCS will, of course, let us reassign multiple similar peripherals such as tape drivers, but it does more. Through simple device-number reassignment, an otherwise unchanged program can, for instance, either process real data from a communications interface or be tested with analogous data from cards or tape; or a compiler can accept source programs from paper tape, magnetic tape, or a disk.

Device-independent IOCS subroutines or macros do not call device drivers directly but reference a device-assignment table which assigns a physical device number to each logical device number. The user sets up his own "normal" device assignments for system programs (monitor, assembler, compiler, debugging program, etc.) when the computer system is first put together; most computers have a special conversational program ("system generator") for this purpose. The "normal" device assignments are reestablished whenever a system program is first loaded, but the user can change device assignments through special commands like

•ASSIGN TTYO 3 / Teleprinter becomes / logical device 3

The user can also request printout or display of the current device assignment table.

5.32. Discussion. A convenient input/output control system permits the user to concentrate on his applications program without having to bother with the massive detail involved in I/O, buffer management, formatting, and packing/unpacking operations. IOCS is an indispensable part of modern operating systems which make it simple to store, retrieve, load, combine, and execute modular programs. The elaborate device drivers and multiple subroutine calls of an IOCS system do exact a price in computing time. In the most time-critical applications, users may have to write simplified device drivers and insert them into their own programs.

## REFERENCES AND BIBLIOGRAPHY

Interface Design

(Refer 2/so to the interface manuals of various digital-computer manufacturers.)

- 1. Borget, F. R., Characteristics of Priority Interrupts, Datamation, June 1965
- 2 Andelman, \$ J : Real-time I O Techt, sues Comput Des May 1966
- 3 Kierer, M., and G. A. Korn, D.a. tol. Computer User's Hundbook, McGraw-Hill, New York, 1967.
- 4 Schmidt W. E. Methods for Priorit, Interrupts and Their Implication for Hybrid Programs, Similation, Jul., 1967.
- 5. Marston, G. P. A Stall im-scale Hyperd Interface, Similation, May 1968.
- 6 Korn, G. A. Digit Jest puter Interfaci Spit November 1968
- 7. ——et al.: A New Gr. ph. a-display Propertion Small Digital Computers, Proc. SJCC, 1969.
- 8. Wilkins, J: "The PDP-9 LOCUST Interface," M.S. tnesis, University of Arizona, 1969
- 9 Van Gelder, M. K., and A. W. Engla d. A. Primer on Priority-interrupt Systems, Control Eng., March 1969
- A Pocket Guide to Interfacing HP Computers, Hewlett-Packard Corporation, Cupertino, Calif., 1969.
- 11. Driver Manual, Hawlett-Packard Corporation, Palo Alto, Calif., 1969.
- 12. Flores, I. Computer Organization chaps 2 and 3. Prentice-Hall, Englewood Cliffs, N.J., 1969.
- 13. CAMAC, a Modular Instrumentation System for Data Handling, Rept. EUR 4100e, EURATOM, Ispra, Italy, March 1969
- Meng, J. D.: A Serial Input Output Scheme for Small Computers, Comput. Des., March 1970.
- Holland, E.: Minicomputer I/O and Peripherals, IEEE Comput. Group News, July-August 1970
- 16. Coury, F. F. A Systems Approach to Minicomputer I/O, Proc. SJCC, 1970
- Babiloni, L., et al.: On-line Tradeoff: Hardware versus Software. Control Eng., October 1970.
- Korn, G. A., and T. M. Korn: Electronic Analog and Hybrid Computers (revised edition), McGraw-Hill, New York, 1972.
- 19. Huskey, H. D. and G. A. Korn. Computer Handbook, McGraw-Hill, New York, 1962.

#### Digital-circuit Noise

- Jones, J. P.: Causes and Cures of Noise in Digital Systems, Computer Design Publication Company, West Concord, Mass., 1964.
- 21. Korn, G. A.: Reduction of Digital Noise in Hybrid Analog-digital Computers, Simulation, March 1966.
- 22. Printed-circuit Shielding in AF4L-TR-66-371, Bunker-Ramo Corporation April 1967.
- 23. Walker, R. M. and R. A. Aldrich (Fairch-ld Semiconductor). Standard IC's for Digital Data Communication. Electron. Erg., March 1968.
- 24 Saenz, R. G., and E. M. Fulcher (RCA). An Approach to Logic Circuit Noise, Compil. Des., April 1969.
- 25 Balun Applications, Pulse Engineering Inc., Santa Clara, Calif. 1969.
- 26 Heniford, B.: Noise in 54 7+ TTL Systems 4pp Bull, CA-108, Texas Instruments, Inc. Dallas, 1968
- 27. Garrett, L. S.: Integrated-circuit Digita-logic Families, Part III, IEEE Spectrum. December 1970.

#### Saielding, Inference of the 117 ming

- 28 Stewart, E. L. (Macur. Boltin ore). Grounds, Grounds and More Grounds. Similation. August 1965.
- 29 ——: Noise Reduction in Interconnect Lines Similation, September 1965
- Sargent, R. S., and T. R. Kachiewski Reduction of Noise in Low-impedance (Ground).
   Lines, Analog Rept. 16. March Co., Burn ore, 1963.
- 31 Marsh, J. M. and V. P. Scott. An logistic hity Grounding Techniques. WAPD-T-1701. Bettis At. Power Lab. Westinghouse Fleering Company. Pittsburgh. 1964.
- 32 Marimon, R. L. (NOTS Passeling). Ground Rules for Low-frequency High-gain Amplifiers. Electron. Des., April 12, 1963.

- 33. Morrison, R. (Dynamics Instrument Company). Shielding Signal Circuits, 184 J., March 1966.
- 34. EID Staff Grounding Low-level Instrumentation Systems, EID, January 1966
- 35. Ginn, D. (Data Control Systems, Inc.) Data-system Grounding Techniques, Telemetry, July 1966.
- 36. Burdi, A. J. (Interstate Electronics Corp.) Keep Sampled-data Systems Accurate, Electron. Des., May 24, 1966.
- 37. McCullough, W. (Hewlett-Packard) How to Reduce Common-mode Effects, EEE, February 1967.
- 38. Bowers, W. J. (Scientific Data Systems) Minimizing Common-mode Noise, Control Eng., July 1967.
- 39. Dynamic Bridge Differential Amplifier 770-440, Redcor Corporation, Canoga Park, Calif., 1967.
- 40. Klipec, B. (J. Moore and Company): Controlling Noise in Instrument Circuits, Control Eng., March 1968.
- 41. Bailey, S. J.: Using Telephone Lines for Critical Signal Transmission, Control Eng., March 1969.
- 42. Buntenbach, R. W.: On the Design of Ground Circuits, STAR N68-3573, Lawrence Radiat. Lab., Livermore, Calif., 1968
- 43. Budzilovich, P. N.: Electrical Noise. Its Nature, Causes, Solutions, Control Eng., May 1969.
- 44. Morrison, B.: Grounding and Shielding Techniques in Instrumentation, Wiley, New York, 1967.

į,

CHAPTER 7

A SURVEY OF MINICOMPUTER APPLICATIONS

## INTRODUCTION

In this chapter, we will try to outline the most important categories of minicomputer applications. The list in Table 7-1 is just a starter. There are literally thousands of applications, and more new applications develop every day. A detailed, useful exposition of each major application area would fill a book in its own right. This is true not because of the computer hardware and programs but because fairly sophisticated knowledge of the applications is required. If minicomputer applications were completely simple, they might not need the computer.

## CONTROL, INSTRUMENTATION, TESTING, AND SUPERVISORY APPLICATIONS

7-1. Sequencing, Timing, and Logic. Process-control applications of minicomputers rely on their ability to communicate inexpensively and Peribly with external devices. In the important class of sequencing, timing, and logic applications needed to control material-handling systems, counting operations, banks of elevators, psychological experiments, etc., a minicomputer controls discrete outputs, such as relay closures, solenoid valves, stepping motors, lights, etc., usually through program-loaded control registers (Sec. 5-4). The computer accepts discrete inputs from limit switches, push buttons, and assorted temperature, pressure, and voltage sensors through sense and interrupt lines (Sees. 5-8 and 5-9).

TABLE 7-1. Examples of Minicomputer Applications. This list of minicomputer applications—by no means an exhaustive list—was compiled by General Automation, Inc., Anaheim, California.

#### MANUFACTURING

PRODUCTION MACHINES

Controls and monitors are latic and manually operated productive nachines at a higher sustained efficiency rate. Monitors the actual piece-count production and machine status and signal out-of-limit conditions as they occur Enables corrective action to be taken immediately

PACKAGE PROCESSING

Controls high-speed packaging equipment and prevents maccurate of station and breakdowns Controls the speed of the filling device and the amount of product in the package to be filled; and weight each package accurately

SHOP-FLOOR CONTRUL DATA

Provides an economical data collection system for shop-floor control validation of shipments, monitoring and testing of goods, and the staging of goods for production monitoring of plant facilities, monitoring of the attendance, productivity, and the efficiency of production personnel; and direct dispatching of jobs in a predetermined priority sequence.

INDUSTRIAL TESTING SYSTEMS

Monitors and controls complex testing sequences in an industrial testing system. Operations include product identification, selection of test sequence, calibration check of test equipment, automatic handling of units during testing, source collection and analysis of test data, accept/reject determination of testing units, and printout of test results

#### AUTOMOTIVE

INTERNAL COMBUSTION ENGINES

Acquires data recorded from sensors attached to the internal combustion engine. Measures water temperature oil temperature RPM speed, torque, oil cressure exhaust temperature, manifold pressure, and timing

AUTOMOTIVE EXHAUST EMISSION

identifies vehicle for record purposes Analyzes samples of exhaust gas components during the test cycle Computes the concentration and/or volume of each monitored gaseous constituent and compiles a test record

PRODUCTION TESTING

Prosides briline abalysis of automotive continuous in a high-volume production assembly line Significantly reduces the test time required while providing a greater yield of better quality carburetors.

#### RURBER

RUBBER PRODUCTION

Controls in-process inventories and maximizes utilization of machine tools in the production of rubber products. Substantially reduces the time and personnel required to summarize and review the stripcharts of production activity and the manually produced shift-end reports.

#### **ELECTRÔNICS**

PERIPHERAL TEST

Computer interfacing and multiunit control of input/output peripherals for large-scale computer installation. I/O units include a line printer, card reader, card punch, and magnetic tapes.

COIL WINDING PRODUCTION

Control of automatic winding machines for the mass production of small coils for magnetic-latching reed switches Eight winding patterns are stored in the computer's memory. All eight of the patterns can be run on up to 16 machines. Coils are wound on plastic inserts in a steel plate on an 8 in by 8 in matrix. Inserts extend from both plate surfaces and provide 64 winding cores on each side

PC BOARD PRODUCTION

Used for the automatic development, formatting, and conversion of instruction programs for numerically controlled printed circuit board drilling machines. Complete patterns are stored in the computer memory to perform step-and-repeat operations accurately. Frequently repeated patterns for and it I have entered into memory 201 200 pictely define all points in the pattern after only two points have been located by the operator

ELECTRONIC TESTING

Tests each of electric/electronic component in a high volume production line. Executes tests at a predetermined maximum rate, variations in manual operator rates are eliminated.

## TABLE 7-1. Examples of Minicomputer Applications (Communed)

#### TESTING AND ANALYSIS OF CIRCUITS

Controls circuit testing and analysis systems. Coordinates the testing operations, specifications, signals, and the test sequence at electronic speeds, including continuity, impedance, test stimuli, and measurement of the circuit output

#### **AEROSPACE**

#### AIRCRAFT WING PRODUCTION

Controls and monitors automatic riveting machines for manufacturing aircraft wings. Riveting patterns are stored in the computer's memory to perform step-and-repeat operations accurately and quickly.

#### FATIGUE TESTING

Acquires, processes, and analyzes fatigue stress data for a variety of metals as well as bonded joined materials. Prints out data for corrective action, thereby preventing potential accidents and malfunction due to fatigue stress.

## METALS AND WOODWORKING

#### STEELMAKING

Controls and operates steel furnaces, and produces the metal in exact accordance with preset specifications Calculates oxygen requirements, alloy additions, and power requirements

#### METAL ANALYSIS

Monitors and controls optical emission and x-ray spectrometers widely used in the metals industry for high-speed determination of the chemical composition of metal

#### TENSILE TESTING

Provides quality control, production techniques evaluation, product classification, and customer certification. Calculates the product's strength and other characteristics, records and calculates vital material properties, and measures and computes tensile strength.

#### TRANSFER LINE

Monitors and controls transfer lines producing high production parts and consisting of many machining stations mechanically connected by work-piece transfer mechanisms and closely interlocked with electrical controls. Receives input from operator or sensors, then concurrently checks the operating condition of fire included controls, takes protective action when required, prints out a report of the maillanction, inc. generates production reports

## MATERIALS HANDLING

#### AUTOMATED WAREHOUSING

Provides optimum space utilization, significant manpower savings, and high turnaround for material requests in an automated "high cube" vertical storage warehouse. Keeps track of numerous units of merchandise and optimizes the movement of stacker cranes. Provides real-time inventory control and warehousing applications to be integrated into a plant-wide information system.

#### MATERIAL-HANDLING SYSTEM

Controls complex material-handling system including storage and retrieval equipment Processes orders, prepares shipping documents and invoices, provides operator guidance, maintains accurate inventories, and provides direct control of transport facilities and stacker units

#### PAPER

#### PAPER-MILL PRODUCTION

Regulates the average basis weight and moisture variables in each paper grade Manipulates the steam flow valve, adjusts the stock valve to the regulated basis weight, and monitors and/or controls total flow and digital filtering of instruments' signals

## TRANSPORTATION

#### RAILROAD

Counts and identifies railroad cars transporting materials and goods Provides accurate weighing of each railroad car as it passes through the scale weighing system without stopping

#### AUTOMOBILE

Provides centralized computer control of an electronic traffic control system Records, analyzes, and prints out traffic count and flow at various time periods, accident control and notification, control of traffic lights, etc.

Monitors and displays airline flight arrivals and departures Provides accurate up-todate information on air flights to numerous air terminals and airline offices

#### COMMERCIAL

#### BANKING

Reads, analyzes, and tabulates check data and monetary transactions in real-time applications at branch offices. Central computer at the main bink processing center provides fast analyses and totals for management control.

## TABLE 7-1. Examples of Minicomputer Applications (College I)

#### ACCOUNTING

219

Acquires, processes, and prints out man-hours on the job for job function time evaluation Environmental Control

Controls and monitors environmental conditions throughout a large office building Evaluates and monitors temperature, humidity, pollen, airborne dirt and irritants, etc., within the controlled environment

#### PRINTING

#### PRINTING PRESSES

Monitors and controls the operation of large multicolor printing presses. Preset ink fountain and compensator positions are maintained during running, taking into consideration temperature, humidity, ink absorption, etc.

#### TYPESETTING

Automation of formatting and typesetting in a high-volume newspaper operation.

#### RETAIL

#### MERCHANDISE

Automates check-out-stand operations in large retail stores. Computes transactions for accounting and inventory control

## Food

Computes transactions quickly and accurately in a fast-food service Maintains "instant" inventory control throughout the food chain's operation

#### DISPLAY SYSTEMS

#### EXTERNAL

Monitors and controls scoreboard displays located in sports stadiums providing score information, animation displays, and audience messages. Stores repetitive messages and animation programs of all types.

Provides generation and control of architectural display, light, sound, and temperature effects of remote-site data from microphones and CCTV sets

#### COMMUNICATIONS

#### SYNCHRONOUS DATA EXCHANGE

The synchronous exchange of information on medium-speed to high-speed data links involves multiprocessor or multidevice complexes. Remote computers perform process control or data-gathering distribution tasks, and provide a supervisory computer with information and lata for process and or promagement occasions and commands.

#### TELEMETRY DATA ACOUNTION

Monitors remotely the objectal status of objects animals, people or the environment in space flights. Evaluates incoming data for relative importance and validity. Isolates useful data from "noise" and other spurious signals.

#### BROADCASTING

Provides automatic timing control of audiovisual processes for radio and television stationbreak advertising. Maintains timeof-day synchronization with the national networks.

#### EDUCATION

Provides audio visual control of the teacher's presentation and real-time data acquisition Processes and tabulates student responses

#### TELEVISION

Provides real-time data acquisition and processing of audience-viewer responses in audience participation shows. Tabilities and prints out responses for "instan." results while still on the air.

#### POWER

Substation Monitoring and Control. Commonitors and controls high voltage or Pitral high voltage substations from control dispatching offices.

#### PLANT POWER SYSTEM

Assures proper distribution of available algotricity, gas, or steam in utility systems. Monitors powerhouse facilities, schedules distribution of the energy and produces operating distribution logs.

## LABORATORY MEDICAL

## PHYSIOLOGICAL MONITORING

Monitors the patient's disorder, including his blood pressure, respiration temperature appearance, urine output blood and fluid loss, fluid and electrolyte intake blood chemistry, weight, and electrocardiogram

## SPECTROMETER OPERATION

Provides the computational function if and communication capabilities for optimize use of a spectrometer used in industrial applications. This includes checking sequencing, calculating percentage composition of each element outputing results and calculating interelement effect.

TABLE 7-1. Examples of Minicomputer Applications (Corvinued)

A SURVEY OF MINICOMPUTER APPLICATIONS

GAS CHROMATOGRAPHS

Accurately measures chromatograph signal output and controls instrument functions amenable to external control, such as temperature programming column switching AMING ACID ANALYSIS

Controls instrumentation obtaining amino acid analysis data. Evaluates, acquires, and processes data for meaningful information and displays information for laboratory personnel

#### CHEMICAL

Ammonia and Ethylene Processing Identifies mechanical problems in large compressors used to manufacture ammonia, ethylene, etc. Monitors bearing temperatures, operation of clearance pockets, compressor speed, power consumption, vibration, discharge temperatures pressures, suction flow, and gas compositions.

**PLASTICS** 

Acquires, processes, and provides stress

analysis for a wide range of plastic materials. Calculates the product's strength, records and calculates material properties, measures and computes elasticity and hardness Explosives.

Provides data acquisition and analysis of explosive shock waves. Measures and calculates explosive force and duration.

Monitors and controls the processing of dyes used in the textile industry. Provides accurate processing of color blending and matching to predetermined values.

#### **PETROLEUM**

GAS TRANSMISSION AND DISTRIBUTION
Monitors and controls pressures and flows
of gas transmission and distribution systems
Data is gathered, measured in the field, and
transmitted to the System 18/30

Provides on-site acquisition and processing of data received from drilling rigs on depth, density, etc

In typical applications of this kind, the processor steps through a program of instructions in response to a real-time clock (Table 5-2). Sequencing logic is readily added through tests of sense lines, which produce sense/skip loops (Sec. 5-8) until some external condition is satisfied. The computer program can implement any desired logical relationship involving clock signals, external conditions, and results of computer operations Examples of such applications are production-line control, counting parts, limit tests of production tolerances, and actions responding to various alarm conditions. In the preminicomputer era, such operations were commonly performed by banks of relays and stepping switches connected to produce the desired logical relationships. Relay circuits were later replaced by solid-state logic. The present trend is to minicomputers, which may be minimum-cost "stripped" processors without front panels or options. Quite often, programs or parts of programs can be implemented in read-only memory, using plug-in ROM cards for program changes Many timing, sequencing, and logic operations in automated factories are relatively slow. Many jobs may be able to share a small computer, which could still have time for some data logging and report generation

Interface logic required for such operations is available from many manufacturers in the form of plug-in cards with wire-wrapped interconnections, much like those shown in Fig. 5-18b. This logic may have to function in electrically noisy factory environments, but need not be overly fast. Special logic families with large logic levels and slowed-down flip-flop

inputs have been designed for this purpose, and many compatible accessories, such as timers, indicators, thumb-wheel-switch encoders, power-line control relays, and special racks and cabinets, are available (Ref. 81)

7-2. Digital Control of Machine Look and Processes. (a) Numericalcontrol Systems (see Refs. 12 to 16). Numerical-control systems position and feed cutting tools in terms of digital coordinate values. Control may involve a single dimension or axis (e.g., a simple lathe), two axes (plate drilling, simple milling), or three, four, and up to twelve axes in complex machines permitting angular positioning of multiple tools Numerical control may require  $\frac{1}{10,000}$ -in precision throughout a 100-in positioning range, which requires double precision with 12- and 16-bit words; such accurate positioning cannot be achieved with stepping motors, but requires incremental digital servomechanisms. These adjust tool positions through position feedback from shaft encoders or pulse generators which produce pulses corresponding to small tool-displacement increments. The incremental servo counts these pulses, compares the total count with a specified or computed desired count value, and positions a servomotor as needed Point-to-point numerical control simply positions the tool (or the work, say by moving a drill-press table) on successive points of a programmed pattern. Contouring controllers, on the other hand, interpolate many intermediate points between specified positions to move a cutting or grinding tool continuously along a programmed contour; both straight-line and circulararc interpolation can be obtained. In addition, feed rate, drilling depth, etc., can be preset or feedback-controlled, and sequences of different tools (e.g., on a turret lathe) may be specified by digital commands.

Computer-controlled drafting systems have quite similar requirements.

There are two basic ways of unlizing digital computers in numerical-control systems:

- 1. The computer is used to prepare a punched tape containing the coordinate values specifying a desired pattern. The tape is read by a separate dedicated machine-tool controller, which positions the tool and performs the desired straight-line or circular-arc interpolation for contouring with the aid of hard-wired digital logic (operational digital-computing elements, digital-logic (operational digital-computing elements, digital-logic (operational digital-computing elements).
- 2. In direct numerical control, a minicomputer, as an integral part of the machine-tool controller, is used to program and edit the control program, to perform the desired interpolation, and to supervise and log the performance of the cutting operations. This information can be communicated to an operator and or to a supervisory digital computer, which may also store patterns and programs on a disk or tape (see also Sec. 7-6).

7-2

223

Elaborate mult tool systems may even employ one minicomputer for coarse interpolation and a second minicomputer for fine interpolation and tool acceleration/ deceleration

A SURVEY OF MINICOMPUTER APPLICATIONS

The future probably belongs to direct numerical control. While this still requires high-quality servomotors and feedback transducers, the computer replaces an expensive and potentially troublesome paper-tape reader and the dedicated interpolation logic. A single PDP-8, e can control two multiaxis machines, and more elaborate minicomputers may control up to twelve machines. Only "stripped" minicomputers with few options are needed,

02.42	B142T	JØ12027	7 C2100 W0	04 0 0 05, 0	Ø8 <sub>,</sub> FØ	52, Ø 60, Ø	80,72
Time	Step where tool broke	Tool no and life	Quantity	Min, avg, max load time		Min, avg, max floor-to-floor time	% Spindle utilization
	Broke	1116		(a)			
18 36	5042	1056	100019 W	Ø4, Ø Ø5, Ø	Ø7   FØ	56, Ø 60, Ø	74 66
Time	Set up	Job time	Quantity	Min, avg, max load time		Min, avg, max floor-to-floor time	% Spindle
				(b)			

Fig. 7-1. Example of a trouble report (a) and of a summary report (b) prepared by a minicomputer implementing direct numerical control. Such reports can be typed out on the operator's teleprinter, or they can go to a supervisory computer (Digital Equipment Corporation)

and as their price is reduced by more and more large-scale integration, they will not cost too much more than dedicated interpolation logic. Convenient generation and logging of production reports (time required per job, times and rates of tool failures, etc., Fig 7-1) are of importance in plant operation with supervisory computers (Sec. 7-6); while small job shops can use suitable minicomputer systems to prepare the numerical-control programs on line, with the minicomputer simultaneously controlling its machine tools on another job

(b) A Simple Numerical-control Language (see Ref. 81) Simple and convenient languages for specifying numerical-control programs permit either remote-computer preparation of paper tapes or direct numerical control. The Digital Equipment Corporation's QUICK POINT language, designed mainly for preparation of point-to point tapes, is a fine example of what can be achieved with a very small computer (PDP-8/e, Sec. 6-2a). In addition to its positioning choices, the program can handle 32 to 256 discrete inputs, say from limit switches or operator push buttons, plus a similar number of discrete outputs (motor starters, solenoids, parts-handling devices, etc.)

A sequence of points can be specified by their coordinate values, such as

or in terms of coordinate increments (designated by the prefix D), which are referred to the last-specified point position

#### X 4.12 DY 2.14 DZ -3 05

The command OFFSET, followed by a set of coordinate values, will automatically offset all subsequent coordinates by the values entered. This helps with machines having fixed-positioning coordinate origins.

Examples of pattern commands are:

- 1. INC m/(R, L, U, or D) S n
  generates n points separated from the preceding point by successive distances S to the right, left, up, or down.
- LAA m/(angle in degrees) S n
   (line at angle) generates n points separated from the preceding point by successive distances S along a line at the specified angle from a reference line.
- 3. GRD m/(R or L) S1, n1 (V or D) S2, n2
  generates an n1 × n2 grid right or left, up or down, from the last point, with increments S1, S2 in the x and y directions.
- 4. MOV/ X 0 51 Y 7.32


  BHC m/(radius) (starting angle) (number of holes)

generates a bolt-hole circle with center coordinates 0.51, 7.32 and a specified radius, number of holes, and a starting angle (angle of first hole with respect to X axis). MOV can also specify  $\mathit{increments}$  DX, DY instead of X and/or Y.

5 MOV/ X 0 51 Y 7 32
ARC m/(radius) (starting angle) (angular increment) (number of holes)
generates points along a circular arc, as specified

The machine remembers each pattern, which can be recalled by its pattern number m during the current program, e.g.,

GR0 22 MOV/ X 5 34 DY 0 11 BHC 19



CKPOINT program for generating the numerical-control tape used to drill this 192-note pattern character all trigonometric computations for bolt-hole circles. The symbol < is used as a commit Fig. 7-2. The QUICK POINT pr. 25 statements and chiminates all P. (Digital Liquip vin Corporation.)

The operator can also preserve his own patterns through a sort of macro generation (Sec. 4-21). The desired pattern, delimited by PAT  $m_i$  and END, must specify only increments and can be called at will with PAT m Thus.

> PAT 7/ DX 2 11 DY -0.33 BHC 2/0 55 0.00 8 DY 9 12 END

can be started from the reference location 5.00, 6.00 with

X 5.00 Y 6.00 PAT 7


It is also possible to preserve patterns, such as BHC 22, GRD 9, or PAT 7, for other programs by writing any number of them within the delimiters LPM (load permanent memory) and END.

Figure 7-2 shows an example of a real QUICKPOINT program.

An example of a more elaborate language permitting straight-line and circular-arc interpolation for contouring as well as point-to-point numerical control is the UNIAPT language designed by General Automation, Inc. for its 18/30 minicomputer numerical-control system.

(c) Direct Digital Process Control. A digital process-control system may simply present and convert digital setpoint values for valve displacements, temperatures, pressures, etc., to multiple analog controllers (servos, thermostats, pressure controllers, voltage regulators, etc.), which do the actual adjusting and control. In direct digital control (which we have already encountered in the example of direct numerical control of machine tools, Sec. 7-2a), the digital computer is itself part of a servo feedback loop; i.e., if supplies corrections for the actual controller outputs as well as the desired setpoint values. The computer evaluates satipled data errors and employs them in suitable control algorithms to produce the desired response (Ref. 80). Many process control systems have relatively long time constants (minutes or hours), so a digital computer can be time-shared among multiple controllers. The computer may also perform all kinds of sequencing, timing, logic, data arguistican, and data leasure in those sampled-data control operations. Extra accountantly processors can improve the otherwise possibly precarious reliability of such systems. The low prices of the new minicomputers facilitate such redundancy.

There are also instances of much faster direct digital-control systems, in which an entire minicomputer is dedicated to one possibly complicated multidimensional control operation. Reference 80 is a good starting point for the computer algorithms needed in direct digital control.



atible test instruments—This system is suitable for experimentation (Hewlett-Packard Corporation, expanded Model 9500A test system.) เห็ตู. P. ...a. An automatic test system employing a minicomputer and computer-compatible test instruments and tests with many electronic circuits such as amplificis receivers, and modulators

7-3. Instrumentation Systems and Control of Experiments. (a) Problem Statement. Computer-automated instrumentation is rapidly transforming experimental techniques in physics, chemistry, biomedical science, the earth sciences, and psychology as well as in engineering design, testing, and quality control (see also Sec 7-4). Computer operation of instruments requires measuring devices designed or modified so that they are computercompatible: measured outputs must be available as binary or binary-coded decimal words with suitable logic levels, and it must be possible to switch measurement modes and measurement ranges with digital logic levels. Many optical and mechanical instruments also require mechanical positioning (translation, rotation, focusing).

Computer-controlled experimentation involves automation of the following procedures:

1. Program experiment or test timing and logic (switch system configuration, signal sources, measuring instrument modes and ranges. position measuring devices) This encompasses a range of operations similar to those discussed in Sec. 7-1. A real-time-clock-controlled




Fig. 7 on, Photograph of the automatic test system of Fig. 7-3a (Hewlett-Packard Corporation )

operation sequence may well take place without human-operator intervention, say over a weekend.

A SURVEY OF MINICOMPUTER APPLICATIONS

- 2. Program test signals or signal sequences.
- 3. Acquire, process, and/or record instrument data. Data-acquisition systems most frequently involve analog-to-digital converters preceded by multichannel multiplexers set up by a program-loaded control register (Table 5-2), plus signal-conditioning filters and sample-hold circuits needed for acquiring fast voltage waveforms. Depending on the computing time available, the minicomputer may also perform computations or formatting operations on the acquired data (data processing). Data may be passed to a supervisory computer, or they may be printed out or recorded on magnetic tape (data logging).
- 4. Make decisions (accept, reject, change test conditions; note and act on alarm conditions).
- 5. Document results. This is not restricted to printing out the results of data-logging operations, but may include complete reports on the history of each experiment, special conditions encountered, equipment failures, etc.

Even more sophisticated systems may also involve direct digital control, say for accurate positioning of probes or catheters.

As we pointed out in Chap. 5, the design of computer interfaces for a wide variety of instruments and other devices is not difficult with prepackaged components and logic cards. The user must, however, face the costs not only of this (relatively simple) hardware design but also the possibly larger costs of writing device drivers and other input/output software for his system. Some instrument manufacturers (notably the Hewlett-Packard Corporation), as well as minicomputer manufacturers, have placed special emphasis on making a wide variety of instruments computer-compatible by developing special interface cards and associated device-driver software. You should realize that these very substantial conveniences are not free but are reflected in the price of instruments and prepackaged interface cards.

The ESONE committee of the Commission of the European Communities has established interface-hardware enclosure and bus-signal stand trids for instrumentation (mainly in nuclear physics). A number of menufacturers build components for this CAMAC system (Refs. 5, and 6).

(b) Programming Languages and Operating Systems for Computer-controlled Instrumentation. Or ce the necessary device-driver routines have been written for made available with standard instruments), instrumentation programs for timing and sequencing measurements, for data processing, and for apport reparation can be written in assembly language if maximum execution speed is of the essence. Since the progress of a computer-controlled experiment will depend on many real-time-clock and instrument

interrupts, a real-time executive program is almost mandatory in order to free the programmer from the details of interrupt servicing (Sec. 3-13).

In many experiments, however, time intervals between experiments are measured in minutes rather than in milliseconds, and the instruments themselves have similarly long time constants. We can then safely avail ourselves of the convenence of interpreser or compiler languages, which are closer to ordinary English-cum-mathematics and permit scale-factor-free floating-point computations.

Conversational programming with interpreter languages (Sec. 3-8) is particularly convenient when an operator works with the instrumentation system to do switching and plug-in operations and to enter some data upon typed or CRT-displayed commands from the computer. A neat example of such an interpreter language is Hewlett-Packard Corporation's extension of the BASIC language for instrumentation control (Refs. 21 and 22). The programmer can define variables and program computations in BASIC (Table 3-2), which is extended to call for input/output operations serving many standard instruments through library subroutines. Figure 7-4 shows an example of such a program; the statement

## 220 CALL (10, 2, 0.1, i)

uses a digital voltmeter (instrument 10) to make an ac measurement (mode 2) on the 0.1-volt range and to labe! the result as 1. The statement

## WAIT (30)

delays the program for 30 msec to allow an instrument to settle programs permit branching through additional statements, such as

## IF G LESS THAN 5 THEN 320

(Fig 7-4) Such programs are widely used for automated testing operations (Sec 7-5). Timed measurements can be performed through if statements tied to real-time-clock operation, but the simple BASIC programming system is not suitable for foreground/background operation with multiple interrupts.

A more powerful—and still easily learned—programming system is INDAC, jointly developed by Ligital Equipment Corporation and the Beil Telephone Laboratories Power-Sys no Development Group (Reis 4 and 80). The synth of the INDAC language is similar to that of BASIC, but INDAC is used as a compiler language in conjunction with a disk-based real-time executive program, which is astonishingly powerful and simple to use if one considers that the system works with the small (12-bit) PDP 8/e

INDAC program segments consist of PASIC-like statements, plus special I/O routines called by statements like GET and SEND (Fig. 7-5).

The executive program is informed of the I/O devices to be used through a

Program	Comment
100 CALL (8, 1, 0, 1)	Sets power supply 1 to zero
110 CALL (8, 2, 0, 1)	Sets power supply 2 to zero
120 PRINT "PLUG IN AMPLIFIER"	Instructs operator
125 PRINT "SERIAL NUMBER IS"	Asks operator for information
130 INPUT S	Operator types in serial number
140 CALL (6, 4, 3, 0, 0)	Connects supply = 1 to output 4, supply #2 to output 3
150 CALL (8, 1, -12, 100)	Sets supply #1 to -12, 100 mA max
160 CALL (8, 2, 12, 100)	Sets supply $\neq 2$ to $-12 100$ mA max
170 FOR $F = 1000 \text{ TO } 5000$	Establishes loop for changing frequency
STEP 1000	£
180 CALL (5, F, 10)	Sets oscillator to 1,000 (then 2,000, 3,000, 4,000, 5,000) Hz, 0 1 volt
190 CALL (7, 7, 0, 0, 0)	Connects oscillator to output 7
200 CALL (9, 5)	Connects oscillator output to DVM
210 WAIT (30)	Delays 30 msec to allow settling
220 CALL (10, 2, 1, 1)	Measures input ac voltage on 0 1 range
230 CALL (9, 23)	Connects amplifier output to DVM
240 WAIT (30)	Delays 30 msec to allow settling
250 CALL (10, 2, 10, V)	Measures amplifier output
260 LET G = V/I	Calculates gain
270 IF G < 5 THEN 320	Checks for low gain
280 IF G > 10 THEN 340	Checks for high gain
290 NEXT F	Return to 170 for next frequency
300 PRINT "AMPLIFIER	. ,
SERIAL" S "GAIN OK,	
GAIN = "G "AT 5000 HZ	
310 GO TO 290	
320 PRINT "AMPL SERIAL"	
S "GAIN LOW GAIN =" G	
"AT" F "HZ"	
330 GO TO 290	
340 PRINT "AMPL SERIAL" S	
"GAIN HIGH GAIN =" G "AT' F "HZ"	
350 GO TO 290	
360 END	

Fig. 7-4. Program for testing an audio amplifier, written in Hewlett-Packard extended BASIC The test itself is automatic, but the computer types requests to plug in the amplifier and to enter its serial number (R. H. Grimm, Hewlett-Packard J. August 1969 See also Ref. 21)

system-generator program (Sec. 3-12b) at the time the instrumentation system is configured or changed. The executive will then service all interrupts as needed, using standard I/O routines loaded only when the user program contains references to the I/O devices in question.

Figure 7-5 illustrates a typical INDAC program. All executable tasks are organized routines (usually interrupt-service routines) called SNAPS. A SNAP may involve I O operations and/or data processing, conditioning, or logging; timed operations are called by statements involving AT... and EVERY...(Fig. 7-5). Corresponding to typical system requirements, these

PROG	RAM LISTING	STATEMENT FUNCTION
.EQUIP	Equipment Spicifica	Indicates that the following statements (up to next statement) comprise a description of the total equipment complement needed to execute the program
†	°A F84	Device identification (ADC Subsystem)
† † †	CHAN(1) TEMPA  CHAN(2) TEMPB  CHAN(3) TEMPC	<ul> <li>Identifies the input variable wired to the first channel of the AF04 as FEMPA, second channel input as TEMPB, and third channel input as TEMPC</li> </ul>
↑#101	DC,160MV,61 DO TCONV	This statement specifies that an operation identified as TCONV is to be performed for each channel input. The identified operation is normally a plug-in subprogram used to perform a standard conversion, scaling, or other signal conditioning operation.
	Phase State	
#1	.PHASE	Introduces a program PHASE segment,
	· ACTION	Indicates that all of the following state- ments up to the next () statement are concerned with the scheduling operations performed within this PHASE
<b>≠10</b>	DO SNAP #2 EVERY 19 SEC	Specifies that the SNAP ragged #1 is to be performed every 10 sec
	TIMER(START.#10)	Begins the timing operation specified in the statement tagged #10
<b>∌</b> 2	Snap State.	ments Identifies a SNAP program segment which is tagged #2
	•PROCESS	Indicates that all of the statements up to the next (.) statement are to be executed to carry out the process assigned to this SNAP
	GET (AF04, #101) TEMPA, TEMPB, TEMPC	This statement directs the system to get from device AF04 inputs TEMPA B and C and to perform on each input the operation described in control st itement #101 (i.e., TCONV)
	SEND (TTY) TEMPA, TEMPB, TEMPC	This statement directs the system to send the data processed in the preceding statement (TEMPA, etc.) to the teletypewriter I/O device for printout.
	EXIT	Indicates the end of the current SNAP program segment, command returns control to the operating system
end		Indicates the end of the program
-		

7-3

Identification of input channels is abbreviated input signals are suggested with single array (TEMP)

Desired AFO: control options are specified, i.e., dc measurement 100 mV range, 0.01% resolution

Required temperature conversion routine

# 40 .FORMAT 3(XXX,XXX )

Added FORMAT statement, abbreviated

PROCESS GET ( F04, #161) TEMP SEND (TTY.#40) TEMP EAIT

Changes in GET and SEND statements were permitted by changes in AF04 input identification statement

\_END

Fig. 7-5b. Condensed version of INDAC date-acquisition program shown in Fig. 7-5a (Digital Eguprient Corporation )

routines are organized into three types of so-called phases, viz.,

1. Foreground phases include tasks called for by real-time clock interrupts, e.g., periodic measurements and data-processing operations. There can be several such foreground phases, corresponding to different clock-timed operations.

2. The priority phase, which includes operations in response to instrument or process interrupts other than ordinary clock interrupts. INDAC admits only a single priority phase

3. The background phase can be any background computing operation, such as routine data processing, used to occupy idle time between interrupts. INDAC admits only one background phase

The INDAC executive permits the various phases to time-share the available core (which may be as small as 8K words) by swapping program segments between core and disk as needed. It is also possible to chain (overlay) segments of long programs (Sec. 3-10). Such core swapping will, of course require time, INDAC programs are intended for the relatively slow operations (involving seconds or minutes rather than microseconds) typical of most instrumentation requirements.

As an example of a still more powerful operating system useful for both instrumentation and process control, we mention Honeywell Information Systems' OLERT (on-line executive for real time), a FORTRAN IV-based soft are system providing real-time multiprogramming for the DDP-516 computer. The OLERT executive again handles all interrupts, sorts out the relative priorities of different computing and instrumentation control tasks, permits FORTRAN programming and linkage of new subprograms, and optionally contains a library of reentrant utility toutines (Sec. 4-16)

(c) Laboratory-computer Packages. Special laboratory-computer packages consisting of a minicomputer, selected peripherals and instruments, and much software, have been developed for general-purpose experimentation, especially in university laboratories. An important example is the Digital Equipment Corporation PDP-12 (Fig. 7-6) which, like its piedecessor LINC-8, combines a 12-bit PDP-8-class minicomputer, a simple graphic-display oscilloscope, a small disk and/or unformatted magnetic tape, a real-time clock, analog-to-digital and digital-to-analog converters, discrete-logic input and output lines, and a pulse generator which can be triggered by external inputs to generate interrupts or DMA request pulses. The central processor has all the capabilities of a PDP-8. In addition, a special instruction (LINC) places the PDP-12 into its LINC mode; a new instruction set comprising both one-word and two-word instructions is now in force and permits autoincrementing of indirect memory addresses, addition of accumulator contents into a memory location, two-word direct addressing, 6-bit byte manipulation, and various multiplication and shifting instructions. A large number of standard I/O instructions operate the peripherals supplied with the PDP-12. The entire instruction set is designed to emulate that of the LINC laboratory computer project sponsored by the United States government at Washington University during the 1960s; therefore a substantial amount of useful instrumentation control software is added to the already large software system available for the PDP-8

For experimenters who like to program in assembly language, the LINC instruction set may to more powerful and convenient than that of the PDP-8 class alone, although LINC instruction, execution is not especially fast The power of the PD 112 can, however, we radically immoved at relatively low cost by adding the FPP-12 floaring-point processor (Sec. 6-12) which, together with a new FORTRAN compiler, permits much laboratory work to be done in the FORTRAN language using scale-factor-free floating-point notation

PDP-12 software includes a complete keyboard operating system (Sec 3-11) and a large number of application programs including programs for




Fig. 7-6. PDP-12 laboratory computer—The PDP-12 control panel is more elaborate than that of a PDP-8 (Fig. 3-1)—the operator can for instance load the processor instruction register from a separate switch register and then execute the instruction just loaded—(Digital Equipment Corporation)

signal averaging, time-interval histograms, signal editing and frequency analysis, software to service chemical-analysis instrumentation, multi-instrument data acquisition, BASIC, FORTRAN, and FOCAL, and even a business-oriented data-processing language called DIBOL. The PDP-12 and selected applications are described in detail in Ref. 1.

For researchers less interested in the LINC instruction set, LAB 8/e is a lower-cost modular laboratory package combining a PDP-8/e (Sec. 6-2a), a display oscilloscope, a real-time ciock, and a wide variety of peripheral options. While, as we have noted in Sec. 5-24, it is not difficult for a knowledgeable researcher to interface instruments, displays, etc., with a minicomputer himself, the main advantage of prepackaged laboratory computers is the standard 1/O software and day-processing subroutines provided by the manufacturers of such systems.

(d) Special Instrumentation Packages. For emportant instrumentation applications, full-time-dedicated minicomputers have been combined with

instruments, special control penels, and special-purpose software into complete instrumentation packages. For operator consumence of and instructions commands, and subroutines can be called through interrupts from control-panel keys rather than by conventional programming. A teletypewriter may still be available, and extended BASIC or FORTRAN programs can contain special measurement and data-processing routines.

As an interesting example, the Hewlett-Packard Type 5450A Fourier Analyzer shown in Fig. 7-7 illustrates the use of accessory modules to transform a minicomputer into a keyboard-controlled special-purpose instrument which performs very complex operations easily and simply. With a "canned" paper-tape program loaded, the operator need not know any computer programming at all. He merely operates front-panel keys and switches to produce oscilloscope or plotter graphs showing the power spectrum magnitude, phase, complex components, Nyquist, or Bode diagrams for the Fourier transform of a voltage input. A digital display (dark area at the right of CRT) automatically indicates the scale and type of plot. Other keyboard commands control data acquisition and storage and produce transfer functions, coherence functions, amplitude distributions,




Fig. 7-7. Fourier analyzer using a dedicated minicomputer (Hewlett-Packard Computation)

and correlation functions, all without computer programming. But the full power of the digital computer is still available to more knowledgeable operators.

7-4. Data-processing Operations. The most frequently encountered minicomputer data-processing operations include code conversion and data formatting, signal conditioning by digital filtering, and computation of statistics, such as averages, mean squares, variances, correlation functions, spectra, and amplitude distributions. Processing of graphic data from digital-scanner outputs and pattern recognition also belong in this category. Data-processing operations may take place on line as part of an automatic instrumentation system, or off line, frequently with data read from magnetic-tape storage in analog or digital form.

Reference 77 is a good introduction to digital filtering and contains a large bibliography. The vast field of statistical data processing will not fit into this volume, but we would like to remind the reader that the cumulative additions involved in statistical averaging with minicomputers usually require double-precision accumulation in order to avoid successive truncation errors (see also Sec. 1-5a)

The fast-Fourier-transform technique, which has revolutionized the computation not only of Fourier transforms and spectra but also of correlation functions and digital-filter outputs, is introduced neatly in Ref. 79; Ref. 78 is a comprehensive bibliography. While fast Fourier transforms for large digital computers are naturally in floating-point format, minicomputers with as little as 8K of memory can do very fast fixed-point Fourier transformations; a 1,024-point transformation will take in the order of 1 sec. A number of manufacturers supply special accessory processors to speed up minicomputer fast Fourier transformation.

Intervals. Joint distributions of two or more variables—say, three variables with 100 class intervals each—will, however, require more event-class "counters" than are available in ordinary minicomputer memories. Note, though, that since the total number of pulses measured may be much fewer than 100 × 100 × 100 or 106, most of the possible events will never take place. Very elegant scatter-storage techniques using both core and disk memories have been developed to utilize this fact (Refs. 7 to 9).

Another minicomputer direct-memory-access technique, viz, the add-to-memory signal-averaging method of Sec 5-22, is of the greatest importance for evoked-response studies in biomedical research, as well as in other situations requiring recovery of small periodic signals submerged in noise A number of special rankcomputer instrument packages have been developed for such measurements.

7-5. Automatic Test Systems. Automated component and system testing achieve more than direct test-cost reduction. Automation makes it possible to perform much more complete testing or inspection (e.g., 100 percent inspection of incoming or outgoing parts, or of system functions) and in this way can radically improve safety, reliability and/or loss rates.

Automated test systems are special instrumentation-control systems which, in addition to the experiment-controlling procedures listed in Sec 7-4, may involve.

Parts handling with conveyor belts, turntables, mechanical component feeders

Automated decisions accepting, rejecting, or grading tested items

Documentation of test results or test statistics to provide management information

A test program can be entirely computer-controlled, or a computer may display messages such as "DEPRESS SWITCH 7" for the operator to determine the further progress of a test procedure. Results can be displayed on meters, digital indicators, or oscilloscopes. Hard copy and/or tape output for off-line data processing can be provided. As in other automation systems, substitution of computers for hard-wired controllers saves logic design, improves flexibility with a view toward possible test-prodecure changes, and permits test-related data processing. An automatic test station can be self-contained (portable, if desired) with its own minicomputer, or it can time-share a larger computer.

References 21 to 29 highlight a number of minicomputer-based systems for testing electrical components and networks, such as cables, wiring harnesses circuit cards, and integrated circuits (Fig. 7-3). Automated integrated-circuit tests are especially important because of the very large numbers of parts (and of differant tests) involved. A tester can

Ver fromterco is and or a grace against a computer-programmed test-signal pattern by checking the output-signal sequence against a computer program (or against a comparison module)

Check electrical circuits with computer-programmed de and ac test signals by reading digital voltmeters, automatic bridge circuits, frequency counters, etc., all with computer-computible mode switching and outputs

Check circuit or system tolerances under worst-case power-supply, signal, and environmental conditions

Wheeled or truck-mounted automatic test systems, which may use standard or ruggedized versions of commercially available minicomputers, perform complete checks of entire aircraft or missile avionics systems.

With suitable transducers, a wide variety of nonelectrical apparatus is similarly tested. Internal-combustion engines and gas compressors can be automatically checked for pressures, temperatures, fuel flow, exhaust components, efficiency, etc. Reference 23 further discusses automatic testing.

7-6. Multicomputer Control of Manufacturing Operations. Minicomputer sequencing logic, numerical control, and automatic testing (Secs. 7-1 to 7-5) may be said to implement automation at the "worker" level on the factory floor. Computers used in these operations can be "stripped" minicomputers, each comprising little more than a basic processor, interface logic, and read-only memory, plus a little core memory if frequent program changes are anticipated. More advanced plant-automation systems will link these "worker" minicomputers into a larger "supervisor" digital computer—this can still be a 16-bit minicomputer—which can:

Transmit new parameter values and/or stored programs to the "worker" computers

Schedule operations of individual fabricating machines and test stations with respect to one another

Reschedule operations in case of equipment failures or other emergencies Provide operating statistics and system status as management information

Each "worker level" minicomputer will, then, not only control a test station or one to a dozen fabricating machines, but will communicate test results or status to a "supervisor" computer, which might also transmit new programs. The supervisory minicomputer may further communicate with a large central digital computer, which need not be located in the manufacturing plant. The design of such systems requires careful attention to graceful degradation in case of computer failures; this, indeed, is the reason why the use of multiple "worker" and "supervisor" minicomputers at the plant location seems preferable to more centralized systems time-sharing a single large digital computer. It is fair to say that multicomputer plantautomation system design is still in its infancy.

Some of the most striking, applications of multicomputer control have been designed by the International Business Machines Corporation for use in its own plants, linking IBM 1130, 1800, and System/7 computers into larger central machines. Practically all minicomputer manufacturers are attempting to break into this field, which requires much system-engineering and manufacturing know-how in addition to computer development. An

General Automation, Inc., whose SPC-12 and SPC-16 minicomputers (Secs. 6-2b and 6-4) will communicate with the company's larger 18,30 supervisory minicomputer, a 16-bit machine frankly designed to accept software written for the IBM 1130 and 1800 (these machines are also 16-bit minicomputers in all but price)




Fig. 7-8. Rack-mounted Honeywell 316 minicomputer for use in permissive industrial environments (a) and ruggedized minicomputer in a heavy-duty industrial enclosure (b) (Honeywell Information Systems)

Ruggedized minicomputers for factory, mobile, or military environments (Fig. 7-8h) may have circuit-card hold-downs to reduce vibration especially stiffened circuit cards he wy-duty fans, rugged metal cabinets designed to protect the computer from spilled liquids as well as from shock, electromagnetic-interference protection moisture-scaled switches and cabinets military-type connectors, and, if necessary antifungus coating of electronic components (Fig. 7-8).

7-7. Minicomputers in Business-data Acquisition Systems. The vast field of business-data processing is outside the scientific/eromeering applications area treated in this book, but the burgeoning use of minicomputers in on-line business-data acquisition systems promises to provide so large a market

that we should at least mention it here. A typical and especially important application is minicomputer automation of supermarket check-out stands, as developed by Honeywell Information Systems. As individual sales items are checked out, the operator either manually keys a code number printed




Fig. 7-9. Minicomputer-prepared supermarket sales receipt, indicating the amount of information handled by the computer system. (Hone) well Information Systems.)

on the individual can or cereal package into a local minicomputer, or the code is read automatically with a mark-reading sensing probe.

The check-out terr. hal displays the item's price (and, if relevant, its weight, to the customer and computes the total purchase price and sales tax, and prints a sales tape (Fig. 7-9). The checker need not read, compute, or enter prices or sales totals. A computer-compatible scale next to the terminal is used to weigh produce.

The store manager has a counterpart of the check-out terminal ("manager's interrogation device," MID) Since the minicomputer keeps track of the sale of each individual item, the manager can use his terminal to ascertain his inventory of any product, to determine sales up to the moment in any department or at any check out stand, to know total sales, to change prices, to see whether any purchates have been paid for with coupons or food stamps, and to determine what taxes have been paid. In addition, all bookkeeping concerned with sales and inventories is taken care of by the small computer, books are balanced more accurately because automatic computation has replaced human arithmetic errors. The minicomputer will prepare daily sales reports of the entire store, showing the number of customers handled by each checker at each check-out stand, to permit management to schedule and rate store personnel and thus to reduce costs. A daily sales report by stores and with total transactions permits management to evaluate store operation, the effect of special promotions, and to handle its own inventory problem. These reports can be printed out and sent through the mail, or the local minicomputer may be connected to a supervisory computer at a central location through a communication link

# CATHODE-RAY-TUBE GRAPHIC DISPLAYS AND SERVO PLOTTERS

7-8. Cathode-ray-tube Displays. A cathode-ray-tube graphic display positions and brightens a CRT beam to plot a sequence of points (and/or brightens the beam between points to draw line segments or "vectors"). Small displays (up to 11-in diameter) employ electrostatic deflection in the X and Y directions and can plot up to 10<sup>6</sup> distinct points/sec. Larger displays use electromagnetic deflection for better focusing and resolution, but such displays are slower (up to 100,000 points/sec). High-quality electromagnetic-deflection displays may add fast electrostatic deflection for small beam displacements (e.g., to display characters labeling a picture).

Figure 7-10 shows how the X and Y deflection amplifiers of a CRT display are driven by X and Y digital-to-analog converters (DACs). A digitally controlled brightening voltage (Z-axis voltage) is also indicated. 9-bit X and Y resolution is quite satisfactory for most CRT displays, but many displays have 10-bit DACs

Very elaborate displays can use full 16-bit resolution to specify points in a picture much larger than actually displayed on the CRT screen. 10-bit portions of the 16-bit X- and Y-coordinate words are then shifted into position to display small or large portions of the overall picture at different scales (seasoning).

Displayed pictures range from simple 256-point graphs with coordinate axes to elaborate design drawings with several thousands of points, plus alpha; umeric characters A storage-tube CRT display (Fig. 7-11) permits




Fig. 7-10. A simple digital CRT display suitable for Dertouzos-type line-segment display as well as for point display (a) and waveforms (b). The low-pass-filter capacitors C establish equal X and Y time constants RC and also reduce transients ("glitches") due to switching spikes and different DAC bit-switching times. The line-brightness-compensation-voltage waveform also has the time constant RC to brighten the beam most when it moves most quickly. But perfect compensation is not possible (Fig. 7-11a). The X and Y display outputs can operate at a slow tate with an xi servo recorder, in which case the brightening logic drops the recorder pen on the paper. (University of Arrange, see also Ref. 39).

you to view the displayed points after they have been written only oncethe display remains visible until a manually controlled or computercontrolled voltage pulse is applied to an erasing electrode in the storage tube Storage CRTs have excellent resolution and greatly simplify display operation. But they cannot display moving pictures and require complete erasure and rewriting for display editing. Most digital displays, therefore, use short-persistence cathode-ray tubes (P7 phospnor) and must rewrite (refresh) the entire display periodically 30 to 60 times/sec. This requires not




Fig. 7-11. CRT displays (a) and servo plot (b) produced by the simple display plotter encur of Fig. 7-10 Both POINT and LINE modes are used in Fig. 7-11a note the effect of a justing the line-brightness-compensation time constant. Perfect compensation for the exponential change in the writing rate was not possible because the compensation voltage tends to expens the beam (University of Arizona)

only many fast writing operations but a display-refreshing memory capable of storing coordinate and brightness information for 1,000 to 6 000 points and/or vectors Alphanumeric characters are generated and refreshed as sets of points or vectors (strokes) usually stored in special read-only memories (character generators) and called out by special character-code displayinstruction words.

Each display point will require 18 to 20 bits of refresher storage for Xand Y plus, possibly, some extra bits to specify brightness or special display operations. Some CRT displays especially the more elaborate displays used with larger digital computers, have their own 16- to 24-bit refresher memories, perhaps 4K to 16K words A minicomputer display can conveniently share the minicomputer memory. This simplifies computer operations on display words and makes the extra memory available to the computer when the display is not used; although the time needed for displayrefreshing operations will necessarily slow concurrent computations.

7-9. Display Operations and Interfaces. (a) Simple Point Display. To display a point, we transfer its X- and Y-coordinate words from a processor register or from memory into the X and Y DAC registers (Fig. 7-12) and then brighten the beam This can be done through programmed I/O instructions with different control bits and IO pulses (Sec 5-2), but it is much more

A SURVEY OF MINICOMPUTER APPLICATIONS




Fig. 7-12. Design of a graphic-display interface for an 18-bit minicomputer Programmed or DMA data transfers can transmit packed X, Y words or load a buffer with X and then transfer X from the buffer and Y from the data has. It is also possible to simply increment the Y buffer for graph plotting while transferring only Y-coordinate words from the bus. The 9-bit control register is loaded with the last 9 bits of any DMA data word starting with 100 000 000 (University of Arizona, see also Ref. 39 and Sec. 7-10)

efficient to employ direct-memory-access block transfers (Sec 5-19). A DMA display interface can readily request and transfer alternate X and Y words (from one array or two arrays in memory), but an especially neat scheme is to use an 18-bit minicomputer with 9-bit X and Y bytes packed into a single word; this halves the refresh memory needed and the computer time - needed to refresh the display, and simplifies the interface. Figure 4-8d shows a suitable word-packing program. In Fig. 7-12, a brightness control bit gates the transfer pulse loading the X and/or Y DAC into a pair of monostable multivibrators to brighten the beam. One usually controls -brightness by changing the duration of the brightening waveform (e.g., by

ORing outputs of different logic-controlled monostable multivibrators). Beam current changes will also control brightness, but may defocus the beam.

(b) Simple Line-segment Generation. Figure 7-10 also illustrates the Dertouzos technique of displaying line segments between display points The X and Y DACs shown drive operational-complifier low-pass filters with equal time constants RC so that the beam will move from point to point along a straight line after the X and Y DACs have been loaded simultaneously (Fig. 7-10b). This line is brightened if a control bit gates the DAC transfer pulse into monostable multivibrator 1. Unfortunately, the beam speed varies exponentially along each line segment, so the beam becomes progressively brighter. This is partially compensated in Fig. 7-11 by a differentiating network in the brightness control circuit, but beam defocusing makes perfect compensation impossible (Fig. 7-11a). The simple Derrouzos line-segment generation technique is, however, excellent for producing hard copy with a simple servo plotter Figure 7-11b shows a drawing produced by feeding the X and Y inputs of a serve recorder with the display circuit of Fig. 7-11a; the brightness voltage lowers the pen to plot line segments. The transfer race was about 10 points/sec, and the monostable-multivibrator time constant was appropriately longer (Refs. 39 and 40).

(c) Improved Line-segment Generation and Incremental Display Techniques. More elaborate line-segment generators employ operationalamplifier integrators for straight-line interpolation between successive coordinate voltages so that line brightness will remain constant between successive display points. If the time interval between successive display points remains constant, though, short line segments will necessarily be brighter than long ones. For this reason, elaborate displays employ digital interpolation (hardware or software similar to numerical-control methods, Sec. 7-2) to place extra display points between widely separated points: analog interpolation may still be used. Electromagnetically deflected CRT beams can, in general, follow short displacements more quickly than long ones.

In many of the better graphic displays, DAC registers (or DAC buffers) are implemented as reversible binary counters, which can be incremented or decremented by IO pulses to produce small beam displacements. The incrementing pulse me, be gated to higher-order or lower-order bits to produce increments of sifew different sizes, but a crash displays only permit

$$\Delta X = -2^{-10}$$
, 0, or  $2^{-10}$   $\Delta Y = -2^{-10}$ , 0, or  $2^{-10}$ 

so increment/decrement operations can move a display point only in one of eight directions separated by 45° angles. Incrementing-mode display programs can generate any reasonable curve from such displacements

In display pictures containing continuous curves or small detail, incrementing-mode instructions can save refresh memory and memory accesses at the expense of extra display-logic hardware. For example, the 10-bit X and Y coordinates of a single point require two 16-bit words. But a single 16-bit word could specify up to  $2^{16}$  different combinations of X and Yincrements (usually the hardware will not permit all possible combinations). With still more elaborate hardware, a display can be instructed, say, to repeat the same beam displacement n times to generate a straight line from n line segments.

A SURVEY OF MINICOMPUTER APPLICATIONS




Fig. 7-13. A simple homemade graphic display is combined with a TV-scan alphanumeric display in this minicomputer system for on-line solution of ordinary differential equations Reading coordinate labels and scales off the alphanumeric display is much like reading a figure legend and imposes no hardship (University of Arizona)

Even simple CRT displays may permit incrementing the X coordinate to permit graph plotting (Y versus X in equal increments) without any need to fetch X-coordinate words (Fig. 7-12).

- (d) A Suggestion for Do-it-yourself Displays. Addition of alphanumerics to graphs and pictures (e.g., labels on coordinate axes) complicates display hardware and software, because:
  - 1. The display of characters adds much fine detail and many display points
  - 2. Characters are generated from points (five by seven det matrix) or strokes by reference to a fair-size table, which must be stored either in the computer memory or in display-controller hardware (MOSFIT read-only memory)

3. The need for character spacing and line feed requires still more software and/or hardware

An excellent way to simplify this situation is to provide two displays side by side, viz., a simple graphic display (refreshed or storage-tube display) and an inexpensive TV-scan alphanumeric display with MOSFET character generation and refresher shift registers (Fig. 7-13), which permits convenient text editing and can work with only slight modification of teletypewriter software (Sec 3-14).

7-10. From Display Control Registers to Display Processors. The simplest graphic displays have only a simple point mode with a single brightness level. Such a display can be operated with only two I/O instructions, viz., TRANSFER X and TRANSFER Y AND BRIGHTEN If we use packed 18-bit X, Y words, a single I/O instruction will do (TRANSFER AND BRIGHTEN)

As we noted, though, it is by far more efficient to fetch alternate X- and Y-coordinate words, or packed X, Y words, by direct memory access. For example, the points of a simple picture may be represented as packed 18-bit X, Y words stored in an N-word block starting at the memory focation PICT.

To display the picture (i.e., its N successive points), the program first places the addresses of PICT and N into two pointer locations in memory The program then enables interrupts from a real-time clock in the display or processor to refresh the display 30 to 60 times/sec through the following interrupt-service routine.

- 1. Programmed I/O instructions preset a current-address counter and a word counter (Sec. 5-19) in the display (or in the computer memory, Sec. 5-23) to PICT and to N, respectively.
- 2. Another programmed instruction enables a DMA request-pulse oscillator in the display to produce successive cycle-stealing coordinate-data transfers and to display successive points
- 3. The word counter counts down from N with each DMA transfer and stops the request oscillator when the count reaches 0, presumably before the next clock interrupt repeats the process.

More complicated display programs will display multiple blocks of points, corresponding to different portions of an overall picture (Sec. 7-11).

Digital options associated with individual display points, such as different brightnesses, line brightening, and X incrementing for plotting graphs, are controlled with logic levels from a display control register (Sec. 5-4), which may have between 1 and 18 flip-flops. Programmed display instructions can include a few control bits, and there may be special instructions to load the control register. To obtain the control-register information through

direct memory access:

1. Control bits may be packed into data words (e.g., a 16-bit word could contain a 10-bit Youndinate and 6 control bits)

A SERVEY OF MINICOMPLETER APPLICATIONS

2. The display may always request X words, Y words, and control-register words in succession. This can waste a good deal of time.

3. The display may recognize certain codes as data words and some as control words.

As an example of the last pors bility, packed 18-bit X, Y words need not represent  $X=\pm 1$  and  $Y=\pm 1$ , since X=1 and Y=1 are not available in 2s complement code either. Thus, data words beginning or ending with 100 000 000 can be used to load two 9-bit control registers, such control words can be freely inserted into the display file, as needed -F give 7-13 illustrates the design of a simple graphic display interface with a control register (Ref. 40).

Our direct-memory-access display interface can be regarded as an accessory processor (display processor) which shares the computer memory, accepts programmed instructions from the central processor, and can respond with interrupts (see also Sec. 6-12a) The accessory processor has:

A program counter (the DMA word counter)

A memory address register (the DMA current-address counter)

A memory data register (DAC register or buffer)

An instruction register (the display control register)

The simple "instructions" executed by the display processor are DISPLAY A POINT (using X- and Y-coordinate information), CHANGE BRIGHTNESS. etc. With more claborate display operations, the display processor looks more and more like a small stored-program computer, it might implement

Coordinate-incrementing instructions (Sec. 7-9b)

Display subroutine jumps and returns, using a display linkage register to store return addresses

Hard-wired subsoutines (ROM-implemented character generation called by suitable control words)

Output to multiple CRT consoles

Display operations involving actual arithmetic, e.g.

$$X = aX' + b$$
  $Y = aY' + c$  (TRANSLATION AND SCALING OF PICTURE OR SUBPICTURE)  
 $X = X' \cos \theta + Y' \sin \theta$   $Y = -X' \sin \theta + Y' \cos \theta$  (ROTATION)

can be implemented either in the main processor or in the display processor. a few display processors incorporate fast multiplying digital-to-analog converters for rotation operations. The display processor can be a complete minicomputer.

7-11. The Display File and Display Software. The display file for a simple picture is a block of words containing display-point-coordinate and display-control information. There must also be "header" words specifying the block starting address and the block size (PICT and N in Sec. 7-10). It will be expedient to so ucture display files for more complicated pictures as linked lists (Sec. 4-10c), each item in the list is a subpleture fill ending with a pointer to the start of the next subpleture file and its block size. Display requests can then fetch each subpleture in turn, and it will still be possible to perform operations such as erasure, scaling, or rotation only on selected subpletures.

Suitable header or label words can further structure subjectures into bierarchies of sub-subjectures, so operations can be performed on sets of sub-subjectures which in some sense "belong together." Display-structuring and display-modifying operations can be called as assembly-language subroutines or macros and as FORTRAN subroutines, with symbolic names for display files and subjectures

7-12. Operator/Display Interaction. Joy sticks, various tablet-stylus combinations, and the "mouse" rolling on a table surface all contain dual analog-to-digital conversion devices which enter X and Y coordinates into a computer display file so that the operator can "draw" points and lines on the CRT screen.

A light pen contains a photocell, which is held against a CRT display screen and which responds to the flash of a display point with an interrupt or sense-line response. The computer can then mark the X and Y coordinates of the point in question to erase or further brighten the point. The computer can generate a dimly lighted raster or random-scan pattern and brighten points touched by the light pen (which contains a button switch to disable this action, if desired), so the operator can draw pictures on the CRT screen. The computer can also generate a tracking pattern with a program designed to move this pattern in order to center it on the light pen, this can also be used for drawing on the screen and for moving subpictures (e.g., circuit of block-diagram symbols) into desired screen positions with the light pen

Finally, the computer may display a "menti" of possible decisions or commands on the CRT screen, each with a "light-button" pattern which is touched by the light per to implement the command

FRONT-ENDING, DATA-COMMUNICATIONS, AND MULTIPROCESSOR TIME-SHARING SYSTEMS

7-13. Minicomputers as Input/Output Processors. An ever-increasing number of minicomputers are employed as front ends intended to relieve a

larger digital computer of input/output operations and its memory of multiple input/output routines. We discussed in Sec. 7-10 how a data channel designed to implement block transfers of input and output data (and to perform a few extra device-control chores) acquires many of the features of a small digital processor. A minicomputer transferring data blocks by direct memory access and communicating with a larger digital computer through programmed instructions and interrupts (see also Sec. 6-12) can perform data-transfer and control operations equivalent to those of several data channels; like a data channel, it accepts programmed instructions to preset address counters, word counters, and control registers and, in turn, speaks to the larger digital computer through processor interrupts.

A SUKVEY OF MINICOMPUTER APPLICATIONS

But a minicomputer can do much more than transfer data blocks and control device functions. The minicomputer memory buffers external devices, which can thus operate at their optimal speed without waiting for the main digital-computer program, and vice versa. If there is the time, moreover, the minicomputer peripheral processor can perform formatting, scaling, and code-changing operations, sense and announce error conditions. and perform parity and syntax checks. What is more, many input/output programs, interrupt-service routines, etc., can be stored in the minicomputer memory at substantially lower cost than is possible in the more expensive large-computer memory with its greater word length. Tens of thousands of bytes of main-computer core storage may be saved in this manner. Minicomputers have been used as peripheral processors for practically all types of peripherals, such as multiple teletypewriters, CRT displays, line printers, disks, multiple tape units, and communication interfaces (Sec. 7-14). Such applications favor minicomputer instruction sets which permit 8-bit byte handling and operations on multibyte data words. In particular, microprogrammed minicomputers may be furnished with instruction sets especially adapted to those of an associated large digital computer. As an example, the microprogrammed Interdata Models 70 and 80 have instruction sets conveniently related to those of IBM System/360 and 370 machines

7-14. Minicomputers and Data Communications (see Refs. 48 to 58) For data communication over distances greater than a few hundred feet, digital words are transmitted serially (bit by bit, Sec. 1-3) and modulate a carrier on a communication line or wireless data link. Amplitude, phase, frequency modulation, or combination amplitude and phase modulation is used. Communication links specially designed for digital data transmission may employ radio-frequency carriers, but audio frequencies are used on telephone lines (which are not primarily designed for data transmission). At each end of any carrier link, one requires a modulator/ demedal r (modem).

Simplex transmission is one direction only half-duplex permits communication in both directions, but only one at a time, full-duplex permits simultaneous transmission and reception (eg, on two two-wire lines)

Conversion between parallel computer input/output lines and serial bit streams is usually achieved with shift registers having parallel input/serial output and or serial input/parallel output (Table 1-5b; see also Sec 5-1) Most digital data transmission is in terms of 8-bit ASCII-character bytes, 1 bit being a parity bit (Sec. 1-4) It is necessary to mark the start and or




Fig. 7-14. Serial representation for an ASCII 7-bit-and-parity character. Start and stop ods "delimit" the serial character representation for asynchronous transmission. Timing is for in ASR-33 teletypewriter operating at 110 baud (bits, sec) or 10 characters/sec

end of each byte or word unequivocally. In asynchronous data transmission, this is done through start/stop bits inserted between data words by the transmitting shift-register interface (Fig. 7-14). Since 3 start/stop bits transmitted with each 8-bit byte waste a good deal of time, asynchronous transmission is used only with low-cost, slow data-transmission systems (up to 1,400 bits/sec). Faster data-communication systems justify the cost of synchronous transmission, which transmits a continuous stream of true data bits and marks the start of a message (not the start of a word or byte) with a synchronizing signal (or the end of a LINE IDLE signal) transmitted over an extra link or carrier frequency. In any case, the interface between a parallel computer I/O bus and the serial input/output of a modem requires. besides a shift register, a bit-rate-determining clock, a bit counter, and some logic which generates or recognizes start/stop bits or synchronizing signals This interface, which is usually designed for a specific computer, is called a data-set coupler (data-set controller) and connects to a general-purpose data set combining the functions of a modem and various options, such as automatic telephone dialing.

Some Commercially Available Data Sets. (Table compiled by Interdata, Inc.)

(and immediate for many than the state of th										֡	
Pata	Bacd rate	Tno. vire	Four-	Unattended	Attended	Private Ine	Public line	Synchronous	Asyrchronous	Approximute rental per month	Remarks
V101	263	, c	o),	Yes	Yes	ov.	Yes	No	Yes	\$27	
103B	300	Yes	No	No	Yes	Yes	Yes	Š	Yes	27	Discontinued
103F	300 100	Ye,	Š	Yes	Yes	Yes	Ycs	N <sub>o</sub>	Yes	27	Replaces 103B
201A	2,000	Yes	۲es	Yes	Yes	Yes	Yes	Yes	o <sub>Z</sub>	860	Requires line conditioning
201B	2,400	٧. ٪	Yes	Yes	Yes	Yes	S.	Yes	No	80	Recurres frae conditioning
202A	008,1	Yes	0 &	Yes	Yes	), es	ري (5) معر	ν	Yes	04	1,800-baud trans- mission requires fine conditioning
202B	1,800	Yes	Yes	Yes	Yes	Yes	Yes	No	Yes	40	Discontinued
202C	1,200 or 1,800	Kes	Yes	Yes	Yes	Yes	۲œ	o N	Yes	46	1,800-band trans- mission requires
202D	1,800	N <sub>o</sub>	ζ. Kes	Š.	Yes	Yes	ž	S <sub>S</sub>	Yes	40	Replaces 202B/C

Table 7-2 lists typical data sets. Wires and signals between a data-set coupler include:


- 1. Ring indicator: Data set to terminal—it indicates that a caller requests local connection of the data set to the line. The terminal responds with data terminal RDY
- 2. Data terminal RDY: This requests the data set to connect to the telephone line.
- 3. Data set RDY: This informs the terminal that the data set is connected to the line and is ready to exchange data.
- 4. RCV signal detect: This is used for status.
- 5. Request send: From terminal to data set—it is used to start transmission.
- 6. Ready to send: This indicates that the line amplifiers are stabilized and that the remote terminal is able to receive. The terminal may pass data to the modem.
- 7. Send data: Data path from terminal to data set.
- 8. Receive data: Data path from data set to terminal.
- 9. Present next digit: ACU1 has dialed one digit and is ready for the next
- 10. Digit present: The adapter has the next digit available.
- 11. Abandon call: ACU has reached the end of its time out and since there was no answer, it invites a disconnect.

Ordinary ASR-33/35 teletypewriter links (Sec. 3-3) operate at 110 bits/sec (bauds) using the 11-bit character format illustrated in Fig. 7-14. Dial-up telephone lines, which involve telephone-exchange switching, can have data rates up to 2,400 bits/sec, but special line conditioning is needed to get more than 1,800 bits/sec. High-quality private lines, line conditioning, and special modems permit rates above 40,000 bits/sec.

Since many data streams—say, to and from teletypewriters—are slower than a line will admit, several data streams may share the line bandwidth (frequency multiplexing); or we can interleave bits or (preferably) characters in time (time-division multiplexing). A time-division multiplexer/demultiplexer (or data concentrator/deconcentrator) involves a buffer memory which transfers parallel data bytes to and from a digital computer as needed, while it attempts to transmit or receive a serial data stream over the communication link at its optimal bit sate (Fig. 7-15)

A minicomputer wit a pecial common acation-tink and computer-to-computer interfaces can neatly perform data concentration/deconcentration, using its core memory for buffering. In addition, such a miniconiputer communications controller acts as an extremely flexible peripheral processor (Sec. 7-13) which combines multiplexing/demultiplexing with many useful functions,

<sup>3</sup> Automatic control unit for dialing



A SURVEY OF MINICOMPUTER APPLICATIONS

Fig. 7-15. A 110- to 150-band link between teletypewriters (a) a 2 400-band computer-to-computer link (b) and a multiterminal system with time-division multiplexing (c) (Interdata, Inc.)

#### such as:

Error checks

Checking for spurious echoes

Formatting and code conversion

Logic-controlled line selection

Automatic dialing

Accumulation of traffic statistics

Computation of charges

Message storage during system failures

The minicomputer can, again, greatly relieve the burdens on large and expensive digital computers connected into communication networks. Once again, microprogramming is an especially flexible way to adapt a minicomputer intended as a communications controller to different master computers and communications systems.

7-15. Minicomputer Time-sharing Systems (see Refs 69 to 74) The simplest minicomputer time-sharing systems are foreground/background systems (Sec. 3-15), which share the available core memory among a background program, an interrupt-driven foreground program, and a simple time-sharing-executive program, relying on memory-protection interrupts to prevent overwriting (Sec 2-15). Such systems are severely limited by the available core memory.

More powerful time-sharing systems swap user programs in and out of a disk or disks in response to user-terminal interrupts. Each user can program his work as though he had sole access to a set of core-memory pages all his own, although these pages are really disk-resident when he is not looking

Besides doing a great deal of computing for different users, a time-sharing system must service multiple teletypewriters and/or CRT terminals, and it will have a formidable executive program to handle the disk swapping and file manipulation for several users. To relieve the job processor which does the actual computing, one employs an extra minicomputer for even two minicomputers, Fig 7-16) for peripheral processing (Sec. 7-13) and for holding most of the executive program. The time-sharing system thus becomes a nultiprocessor system. The minicomputer holding the resident executive program takes the role of the master processor. It recognizes interrupts from user-terminal commands and processor job-completion interrupts, and it issues programmed instructions to initiate direct-memoryaccess block transfers of programs and data between processors and dishs (see also Sec. 6-12) A minicomputer job processor, thus relieved of I O and executive operations, can do respectable BASIC and FORTRAN time sharing for up to 32 users, with typical access times below 2 sec. Timesharing file-manipulation commands permit each user to proceed his bies.

It is a good idea to have an extra processor for redundancy in case of processor failures. An elaborate time-sharing system might have two or more job processors, but their simultaneous operation will saturate a single direct-memory-access bus between processors. At this point, one needs multiport memories and multiple DMA buses, and the multiprocessor system becomes more complicated and expensive; but with quantity-produced modular interface components this will be the direction of future development (see also Fig. 6-5, Refs. 71 and 73). Two minicomputer job processors will, in all probability, rarely work together on the same job, so they may not need to communicate with each other during computation

#### MISCELLANEOUS APPLICATIONS

7-16. Minicomputers versus Electronic Desk Calculators (see Ref. 76)

Minicomputers versus Electronic Desk Calculators (see Ref. 76)

Minicomputers versus Electronic Desk Calculators (see Ref. 76)

Fig. 7-16. A multi-minicomparter time-sharing system using three 16-bit minicomputers (similar to Honeywell H1648 system)

calculations, which can involve trigonometric and exponential functions. Such machines have multiple registers for storing intermediate results and can store small programs on magnetic cards. The more advanced desk calculators can even accept instrument inputs and may be used for automatic oscilloscope display and plotting of graphs.

Nevertheless, the simplest minicomputer programmed in conversational BASIC is incomparably more powerful and flexible. Even users quite averse to real computer programming can use calculator-mode commands (Table 3-2), e.g.,

LET A = 
$$1.573 - SIN (0.35)$$
  
PRINT B = A -  $0.333$ 

If you still prefer to punch keys instead of typing, it is easy to construct keyboards which call arithmetic operations through keyboard interrupts; since the human operator is relatively slow, the most primitive interrupt system will do. Desk calculators have only one real advantage over most currently available BASIC systems, and that is their 10-digit (decimal) or better precision. Minicomputer BASIC is usually designed for only five-digit or six-digit precision, and few minicomputer BASIC systems provide for double-precision operation, although this could be readily added with a little effort.

7-17. Continuous-system Simulation. Digital continuous-system simulation employs a digital computer for "experimentation" with the model of a physical system (e.g., an aircraft or chemical process) represented by a set of ordinary differential equations

$$\frac{dX_i}{dt} = F_i(X_1, X_2, \dots, X_n; t) \qquad i = 1, 2, \dots, n$$

(system state equations). The computer solves these differential equations with various initial conditions and system parameters to produce time histories of the state variables (or of functions of these state variables); one can then study the effects of parameter variations on the system performance. If the computer is fast enough to permit synchronization of its time-history output with a real-time clock, then the simulated system operation can be experienced in real time. Real-time simulation is of the given a timportance in training-type simulators such as flight simulators, aerospace-mission simulators, and process-control trainers, which permit on-line modification of the digital simulation through external-device inputs from control sticks, switches, etc., as well as on-line instrument-output displays and tilt-table or cockpit motion.

A training-type flight simulator, which may support multiple crew positions and an instruct the console, may have to solve over 20 highly nonlinear

differential equations and service of the order of 1,000 instrument displays and cockpit-control inputs (the latter mostly in the form of discrete-switch settings). These formidable input/output requirements are readily handled with a direct-memory-access system, which can transfer discrete inputs and outputs as multibit-register words (Sec. 5-20). Small digital computers have replaced analog computation in practically all commercially available flight simulators. Some 24-bit machines are used in large simulators, but minicomputers will usually do. As a rule of thumb, an 18-bit 1- $\mu$ sec machine (PDP-15, 620 f, Sec. 6-4) will readily simulate a twin-engined aircraft in real time, using fixed-point arithmetic. Training-type flight simulators need not simulate high-speed subsystems such as hydraulic servos.

General-purpose continuous-system simulation, most frequently slower than real time, is so important for engineering design that several special continuous-system-simulation languages have been written for this purpose Such languages do away with the need to program complicated integration formulas and to plot routines in FORTRAN. One merely types or card-punches the system's differential equations in a form like

$$X1' = -A \cdot X2 + B \cdot SIN (W \cdot T)$$
  
 $X2' = A \cdot X1 + C \cdot X2$ 

One adds a number of statements which specify parameter values (e.g., A = 0 332), initial values (e.g., X1 = 0, X2 = -1 5), and, if desired, iteration programs for consecutive solution runs, plus output requests like

#### PLOT X1, X2, VS T

Most continuous-system-simulation languages are batch-processed on large digital computers. It is, however, possible to do a respectable simulation (involving 20 to 30 nonlinear differential equations and considerable control programs) on nunicomputers, especially if floating-point hardware options are available. The accessibility of the minicomputer makes it possible to obtain solutions on line by typing differential equations directly on an alphanumeric CRT and to obtain solutions on an adjacent simple graphic display (Fig. 7-13), so the user can immediately assess the effect of varying parameters and other program changes, a very useful feature. The first on-line minimonipular simulation system of this type was developed at the University of Alizona under US government sponsorship using a 16K PDP-9 of PDP-15 with 16K and a small disk (Project DARE, for differential an ilyster replacement).

DARE-type simulation can replace conventional analog computation in many applications. On a minicoinputer, though, scale-factor-free floating point computations are too slow to permit, say, three-dimensional fight simulation in real time; a simple 12-equation acrosper computation involving

a few function generations and trigonometrical transform ' is acy not admit state-variable changes with frequency components faster than 0.1 Hz (Ref. 61). For this reason, Project DARE also developed a fixed-point simulation system employing the macro-block technique outlined in Sec. 4-22h to generate assembly-'anguage programs capable of very fast esecution. DARE II permits real-time flight simulation using a PDP-15, the fixed-point variables must be scaled in the manner of Sec. 1-8, just as in analog-computer simulation (Ref. 63). DARE II integration steps can be synchronized with a real-time clock, so DARE II can be used with analog inputs and outputs (e.g., flight simulation with a human pilot in the loop, partial-system test of autopilot components on a tilt table).

7-18. Hybrid Analog/Digital Computation. Hybrid computers, sadely employed for fast continuous-system simulation (especially in the recospace, chemical, and nuclear-reactor design areas), combine digital computers, with analog computers (electronic differential analyzers) where ordinally differential equations must be solved more quickly than is possible with digital computers alone. Such computing techniques are described in detail in Refs. 66 and 67. Hybrid-computer applications fall into three broad classes:

- 1. Digital-computer control of (one hopes fast) analog computation. The analog computer solves a differential-equation system many times with different system parameters or initial conditions supplied by a digital-computer program, which also evaluates the analog-simulated-system performance after each differential-equation solving run Principal applications involve iterative optimization of some system performance measure (e.g., control-system error) by the digital-computer program, and digital accumulation of statistics from a sample of analog-computer runs with random inputs (Monte Carlo simulation).
- 2. Combined analog/digital simulation, where the digital computer and interface actually convert and process simulated-system variables and return computed outputs through digital-to-analog converters into the simulated system. An especially important application is digital storage and table lookup of empirical functions needed by the analog computer.
- 3 Simulation of actual digital computing equipment in simulated analogoughtal control, guidance, and communication systems.

Each hybrid-computer system requires an analog/digital interface or - linkage comprising multiplexed analog-to-digital converters, multiple digital-to-analog converters, logic-level interfacing for switching analog-computer components (possibly even including digital control of analog-computer patching), and sense and interrupt lines.

Digital control of analog computation is a natural application for mini-

computers, so much so that even medium-size analog/hybrid computers often incorporate a minicomputer as an integral part of the analog-computer console. Closed-loop, combined analog/digital simulation, which is subject to severe sampled-data frequency-response errors, is a by far more difficult and cumbersome technique and applies mainly to real-time or fast-time simulation of large systems where all-digital simulation may still be too slow or too expensive. Because such problems are usually large ones, a minicomputer may lack sufficient computing power unless fixed-point arithmetic is satisfactory, but this excludes FORTRAN programming. The simulationsoftware systems of Refs. 63 and 68 (see also Sec. 7-18) replace or simplify assembly-language programming for fixed-point computations. Another possible application of minicomputers in combined analog/digital simulation is in special-purpose hybrid function generators (Ref. 67).

A SURVEY OF MINICOMPUTER APPLICATIONS

7-19. Editing and Typesetting. Minicomputer editing software (Sec. 3-16b) was originally designed mainly for editing computer programs. Similar programs are directly useful for editing many types of reference lists which require frequent updating, e.g., catalogs, inventories, directories, and time tables. As noted in Sec. 3-16b, the best way to perform such editing operations is with the aid of an alphanumeric CRT terminal.

With the expansion of the character set to incorporate lowercase as well as uppercase letters, on-line minicomputer editing becomes applicable to general text material in letters, reports, and books. An early application was on-line computer insertion of different names, addresses, prices, and account numbers in form letters stored on magnetic tape; a single tape unit can control multiple electric typewriters.

Typesetting machines for both hot-metal and photocomposition type (and, in particular, machines for setting newspaper type) usually accept inputs from punched paper tape as well as from keyboards. Tapes are now commonly prepared with the aid of minicomputer programs which accept unjustified and unhyphenated paper-tape or keyboard input and convert it to justified, hyphenated form. These programs take account of the different character widths and thus save space automatically. Such systems produce text, advertisements, and headings in various formats; they can set upward of 10,000 lines/hr; newspaper items or headings which reoccur daily can be stored on the computer disk or magnetic tape.

Combination of minicomputer programs for on-line text editing and type preparation offers especially intriguing possibilities for ultrafast preparation and updating of news bulletins and reports.

#### REFERENCES AND BIBLIOGRAPHY

See also the literature published by minicomputer manufacturers' users' groups. The largest of these is the Digital Equipment Corporation Users Group (DECUS), Maynard, Massachusetts, which publishes a newsletter and two yearly symposium proceedings.

### Data Acquisition and Supervision of Experiments

1. Laboratory Computer Handbook, Digital Equipment Corporation, Mayte-3, Mass (current edition). This book contains chapters on PDP-12 application in physics, chemistry, biomedical, clinical industrial and educational laborator is

2 Bevington, P. R. Data Reduction and Error Analysis for the Physical Science McGrove. Hill, New York, 1970

261

- 3. Computer-controlled Data-acquisition Systems (Survey), Mod. Data, January 1970.
- 4. Torpey, P. J. Minicomputerizing Analog Data Collection, Control Eng., June 1970 5. CAMAC, a Modular Instrumentation System for Data Handling, AEC Comm. Nact Instrum Modules, request from Natl Bur Stand, Washington, D.C.

6. CAMAC Final Specification, Rept. EUR 4600e, EHRATOM, Brussels, 1970

7. Soucek, B, et al. Million-channel Pulse-height Analyzer, Nucl Instrum Method, 66: 202

8. ---: Pseudo-random Digital Transformation, Nucl Instrum Method, 66 213 (1968)

9. Soucek, B. New Trends in Multi-channel Pulse Data Analysis, Rept. BNL 14442 Brookhaven Natl. Lab., New York, 1969

10 Computers in the Psychology Laboratory, Digital Equipment Corporation, Maynard Mass., 1969.

#### Process Control and Numerical Control

- 11. Clough, J. E., at.d A. W. Westerberg. FORTRAN for On-line Control, Control Eng., March 1968
- 12. Williams T. J., and F. M. Ryan. Progress in Direct Digital Control, Instrument Society of America, Pittsburgh, 1970

13. Lapidus, G.: A Look at Minicomputer Applications, Control Eng., November 1969 14. Rosenblatt, A. Minicomputers Penetrate N/C Field, Electronics, August 31, 1970

15. Mesniaeff, P. G. The Technical Ins and Outs of Computerized Numerical Control, Control Eng., March 1971.

16 Leslie, W. H. P. Numerical Control User's Handbook, McGraw-Hill, New York 1971

- 17. Brockhuis, H., and M. S. Jongkine. Planning and Managing Process-computer Projects, Control Eng , February 1971
- 18 Aronson, R. L.: Machine Monitoring in Appliance Manufacture, Control Eng., February
- 19. Bader, F. P. How to Interface Pneumatic Controls with Computers, Control Eng., April
- 20. Lapidus, G Programmable Logic Controllers, Control Eng., April 1971.

#### Automated Testing

(See also Hewlett-Packard J., August 1969 and September 1970.)

21 Grimm, R. A. Using Standard anstruments and an Abbreviated English-language Program in a Computer-based Automatic Test System, E'extron Instrum Dig., May 1969

22 Mactaggart D. Computer in an Automatic Test System, Electronics July 6, 1970

- 25 Fichtenbaum, M. Computer-controlled Testing, Electronics January 19, 1979 24 Bobroff, D. A. Avor. Offails in Computerized Testing, Hectron Dev. Augus, 1939.
- 25. Smith, K. D. A. Mir an upster-sided MGS strep lester, Congret D. v. December 1976
- 26 McAleer, H. T. A. U. Kat Automatic C. sing, The Especialm, May 1971
- 27 Survey of Automated-test Instrumentation, Electron Instrum D q Nay 1971
- 28 Heffner A B. Automatic Test Equipment for Electionic Compounts. V 45 t Conserver Rept. CR-1755, March 1971
- 29. Curran, L. Meeting the MOS, LSI Challenge: A Special Report on Testers, Ticcomics May 10, 1971

### Multicomputer Manufacturing-plant Supervision

- 30 Young N F Distributed Computer Systems, Automation October 1969
- 31 Abramson, E. The Minicomputer- Does It Ligure in Large-scale Process Control Datamatica, February 1970

- 32 Fryer S J Minroom puters Speed Automation on the Factory Floor, Comput Dects, September 1970
- 33 Tulles, R., and S. Reuse. Computer-controlled System Automatically Tests Magnetic-tape. Transports, Comput. Des. October 1970.
- 34 Harrison, T. J. et al. IBM System 7 and Plant Automation, IBM J. Rev. Der., November 1970
- 35 Kinberg C and B W Landeck Integrated Manufacturing Systems, IBM J Res Dei , November 1970
- 36 Thoburn, F. W. A Transmission-control Unit for High-speed Computer-to-computer Communication IBM J Res Det., November 1970
- 37. Hippert, R. O. IBM 2790 Digital Transmission Loop, IBM J. Res. Det., November 1970
- Aronson, R. L. Line-sharing Systems for Plant Monitoring and Control, Control Eng., January 1971

#### Display/Plotter Systems

- Dertouzos, M. L. PHASEPLOT, an On-line Graphical Display Technique, IEEE Tech., April 1967
- 40 Korn, G A, et al Graphic Display/Plotter for Small Computers, Proc SICC, 1969.
- 41 Davis, S.: Computer Data Displays, Prentice-Hall, Englewood Cliffs, N J, 1969
- 42. Sherr, S.: Display-system Design, Wiley, New York, 1970
- 43. VT 15 Graphic Processor Manual, Digital Equipment Corporation, Maynard, Mass., 1971

#### Display Software

- 44. Sutherland, I E Sketchpad, a Man-Machine Graphical Communication System, *Proc SJCC*, 1963.
- 45 Coggan, B B: "The Design of a Graphic Display System," M S thesis, Dept of Eng. University of California Los Angeles, 1967
- 46 Henderson, D A: "A Graphics Display Language," M S thesis, Dept of Comput Sci, University of Illinois Urbana III, 1967
- 47. Chase, E. N., and D. A. Westlake Development of Hierarchical Graphical Logical-entity Capabilities, Rept. 4FCRL-68-0129/30/31, Adams Assoc, Inc., Bedford, Mass., 1968

#### Communication-system Applications

- 48 Introduction to Data Communication, Digital Equipment Corporation, Maynard, Mass, 1967
- 49 Data Communication Systems, Publ 38-029 Rol, Interdata, Oceanport, N J, 1968.
- 50 Stimler, S. Real-time Processing Systems, McGraw-Hill, New York, 1969.
- 51 Stiffe, J., and M. Johnson. Design Pruning Trims Costs of Data Modem, Electronics, July 20, 1970.
- 52. Brening, R. L. External Control, Datamation, September 1, 1970
- 53 Barth, J.: Using Min computers in Teleprocessing Systems. Data Process., November 1970
- 54 Crisis in Data Communications (Special Report), Comput Decis, November 1970
- 55 O'Hare, R. A. Moderns and Multiplexers, Mod. Data, December 1970
- 56. Jones, W. S. System Aspects of Data Modems, Electron. Prod., February 15, 1971
- 57. Harper W L The Remote World of Digital Switching, Datamation, March 15, 1971
- 58 Varian 620/DC Data-communication S; stem, Varian Data Machines, Irvine, Calif., 1971

#### Education

- 59 Robinson, D. M. A Computer Engineering Laboratory, Proc. FJCC, 1969
- 60 Woodfill, M. C. Teaching Digital-system Design with a Minicomputer, Proc. FJCC, 1970

#### Continuous-system Simulation

- 61 Korn, G. A. Propost DARE Differential Analyzer REplacement by On-line Digital Simulation, Proc. FJCC, 1959.
- 62 Goltz, J. R., The DARE-I Systems, Proc. SWIEEECO, Dallas, 1970.
- Liebert, T. A. DARE II. Fast On-line Digital Simulation on a Small Computer, Proc SCSC, Denver, 1970.

- 64 Benham, R. D. Interactive Simulation Language ISL-8. DECUS Symp., Houston, 1970.
- 65 Aus, II M, and G A Kori. The Furate of On-line Digital Simulation, Proc. 1 ICC, 1971

#### Hybrid Analog Digital Computation

- 66 Bekey, G. A. and W. J. Katplus. Hybrid Computation, Wiley. New York, 1968.
- 67 Koin, G. A. and T. M. Korn. Electronic Analog and Hybrid Computers, 2d ed., McCr., Hill, New York, 1972.
- 68 Benham R. D. et al. SIMPL-1 a Simple Approach to Simulation, Suptim per 1969.

#### Time Sharing and Multiprocessor Systems

- 69 Taylor, M. M., et al. PDP-9T. Compatible Time Sharing for the Real-time Laboratory. Tech. Pap. 688, Defense Research Establishment, Toronto. 1968.
- 70 Two Computers Are Cheupe, than One, Electrica Des News, September 1970
- 71 Wolle, R. E. Multiple Minicomputers Go to Work for Large Time-sharing Application, Data Process, September 1970
- 72 Christensen, C., and A. D. Hause. A Multiprogramming Virtual Memory System for a Small Computer. Proc. SJCC, 1970.
- 73 Riley, W B: Minicomputer Networks—a Challenge to Maxicomputers\*, Electronic, March 29, 1971
- Pearlman, J.: Put Your Input/Output Cares in the Hands of a Mini, Comput. Deciv., April 1971

#### **Business Applications**

75. Program Description, Computing Corporation International, Englewood Colo., 1970

#### Miscellaneous

- 76 Howard, H. T.: Programmable Calculators. Electron Des. News. May 1970.
- 77 Wait, J V Digital Filters in L P Huelsman deine Filters, McGraw-Hill, New York 1970.
- 78. Singleton, R. C. A Short Bibliography on the Fast Fourier Transform IEEE Trans-violent Electroacoust., June 1969
- 79. Bergland, G D A Guided Tour of the Fast Fourier Transform, IEEE Spectrum, July 1969
- 80 Cadzow, J. A., and H. R. Martens. Discrete-time and Computer Corrol Systems, Pr. nince-Hall, Englewood Cliffs, N. J., 1970
- 81 Control Handbook, Digital Equipment Corporation, Maynard Mass (current edition)
- 82 DDP-516 OLERT Programmer's Reference Manual, Honeywell Information Systems Framingham, Mass (current edition)
- 83 Discrete-signal Inalisis, Hewlett-Packard Corporation Cupertino, Calif., 1970
- 84. Special issue on computer-controlled printing. Datamation, December 1, 1970
- 85 Krasny L A Special-purpose Digital Computer for Real-time Flight Simulation, M17 Electron Syst Lab Rept ESL-R-118 1961
- 86 Chew S P Multivariable Function Generation for Simulation Proc IJCC 1971

APPENDIX: REFERENCE TABLES

					· · · · · · · · · · · · · · · · · · ·
21					N
				•	0
				1 2	1
				4	$\overset{1}{2}$
				8	3
				16	4
				32	5
				64	6
				128	7
				256	8
				512	9
			1	024	10
			2	048	11
			4	096	12
			8	192	13
			16	384	14
			32	768	15
			65	536	16
			131	072	17
			262	144	18
			524	288	19
		1	048	576	20
		2	097	152	21
		4	194	304	22
		8	<b>3</b> 88	608	23
		16	777	216	24
		33	551	432	25
		67	108	864	26
		134	217	728	27
		<b>268</b>	435	456	28
		536	870	912	29
	1	073	741	824	30
	2	147	483	648	31
	4	294	967	296	32 33
	8	589	934	592	
	17	179	869	184	$\frac{34}{35}$
	34	359	738	365	36
	68	719	476	736	37
	137	438	953	472	38
	274	877	906	944	39
	549	755	813	888	40
1	099	511	627	776	41
2	199	023	255	552	42
4	398	046	511	104 208	43
8	796	093	022	416	41
17	592	186	044	832	45
35	184	372	088 177	664	46
70	368	744	355	328	47
140	737	488	3.15 710	656	48
281	474	976	421	312	<u>.</u> 9
562	949	953	7441	سد⊍ سامحسسسس	

			richer Berlinger Aberlane					~ m. v			
						21	ī				
					1	125	\$99	906	842	62.	
					2	251	799	813	655	21	
					4	503	599	627	370	393	
					9	007	199	254	740	952	
					18	014	398	509	481	954	
					36	028	797	018	963	965	
					72	057	594	037	927	936	
					141	115	188	075	855	87.2	
					288	230	376	151	711	744	
					576	460	752	<b>3</b> 03	423	489	
				1	152	921	504	606	846	976	
				2	305	843	009	213	693	952	
				4	611	686	018	427	387	100	
				9	223	372	036	854	775	808	
				18	446	744	073	709	551	616	
				36	893	488	147	419	103	232	
				73	786	976	294	838	206	464	
				147	573	952	589	676	412	928	
				295	147	905	179	352	825	856	
				590	295	810	358	705	651	712	
			1	180	591	620	717	411	303	424	
			2	361	183	241	434	822	606	848	
			4	722	366	482	869	645	213	693	
			8	444	732	965	739	290	427	392	
			18	889	465	931	478	580	851	783	
			37	778	931	832	957	161	709	563	
			75	557	863	725	914	323	419	135	
			151	115	727	451	828	646	838	27?	
			302	231	454	903	657	293	676	544	
		,	604	462	909	807	314	587	353	058	
		1	208	925	819	614	629	174	706	$\frac{176}{352}$	
		2	417	851	639	229	25S	349 698	$\frac{412}{824}$	302 704	
		4 9	835 671	703 - 406	278 556	458 917	516 033	307	649	408	
		19	342	813	113	834	066	795	298	\$16	
		38	685	626	227	668	133	590	597	632	
		77	371	252	455	336	267	181	195	261	
		154	742	504	910	672	534	362	390	528	
		309	485	009	821	315	068	724	781	056	
		618	970	019	642	690	137	449	562	112	
	1	237	940	039	285	380	274	S99	124	224	
	2	475		078							
	4	951	760	157	141	521	099		496	896	
	9	903	520	314	283	042	199	192	993	792	
	19	807	040	628	566	084	398	385	987	584	
	39	614	081	257	132	168	796	771	975	168	
	79	228	182	514	264	337	593	543	950	336	
	158	456	325	0.55	528	675	187	087	900	672	
	316	912	650	057	057	350		175	801	311	
		925	300		111		748		602	688	
2	267	650	600	558	229	101	406	703	205	376	
Brown.	Bresent	~ = ~			-					()	

IABLE	1-2	Mis	cellar	icou	- 13	bles														
							2	' IN	DE	CIN										
x			4.º				r				2"				A			<b>-</b>	24	3/50-
0 001	1 (	00069 3		52581		0	01		1 006						0 1					36293
2002		001387				0.	02		1 013						0 2					97035
0.003	1.0	00208-1	160501	79613		0	03		1 02	เบเ	2125	7 (1)	157		0 3					44916
0.004	1 (	00277	54359 1	01078	3	0	04		1 02						0 4					72894
0 005		00347 1				. 0			1 03:						0.5					73095 10398
0 006		00416					06		1 04						06					12471
0 007		00486					07		1 04						07					92248
0 008		00556 (					08						1380 3360		09					73615
0 009	1	00625	782341	97782	2	U	<b>0</b> 9		1 00	<del>1</del> )/	010.	.4 )	3300		0,		• ``		3,0-1	
								10±4	IN	oc									_	
10*	1	n		10	A						10"							10~		227 66
	1	0 1 0									112	402	762 0	00 1	0 6	000	000	)UU UU	JD 0/0 N/ 517	337 66
	12	1 00	63 146	314	631 4	163 1	46 3	l		1	351	035	364 U	1 000	1 1	3 000	000 (	10 00C	10 UT3	657 77 136 32
	144	2 0.0	05 075	14 !	217:	270 2	43 6	6		16	432	431	530.0	1 000 1 000	2 (	3 000 °	000 i	ยดด คล	00 043 00 003	411 35
	1 750	3 0 0	00 406	111	564	570 6	51.7	<i>!</i>	,	221 657	111	กงค กงค	3200	1 001 1 001	4 (	000	000	000 0	00 000	264 11
2	3 420	4 0 0	00 032	155	613	)30 /	04 1	,												
30	1. 240	5 0 0	00 000	476	132	6107	06 6	4	34	327	724	461	500 (	000 1	5	000	000	000 0	00 000	022 0
3.54	1106	6 0 0	000 000	206	157	364 (	)553	7	434	157	115	760	200 (	000 I	6	0 000	000	000 0	00 000	001 6
45 11	3 200	7 0 0	000 000	015	327	745 !	l 52 <i>1</i>	5	5 432	127	413	542	2 400 (	000 1	7	0 000	000	0000	ህሀ ሀሀር ሲሊ ሲስር	000 1
575 36	0.400	8 0 0	000 000	1000	257	143 :	561 C	6 6	7 405	553	164	731	000	J00 I	8	0 000	vvv	ooo o	00 000	0000
7 346 54	<b>15</b> 000	9 0 (	000 000	0 000	104	560	276 4	1											•	
						n lo	a 2	. n l	og, l	0 1	N D	EC	HMA	L						
							og, l		- 62		n			 og. <sub>0</sub> 2			n l	og, 1	0	
	ń		108 i o 2					0949			6		1 806			1	9 93	1568	5693	
	1	-	102 999 205 999					1898			7		2 107			2	3 25	349 6	6642	
	2		308 <b>9</b> 9					2847			8		2 408	23 990	553			542 4		
	3 4		411 99		1	3 287	771 2	3795			9		2 709	26 99	510			7352		
	5		514 99		1	6 609	64 0	4744			10		3 010	29 99:	566	3	3 21	928 0	9489	
								ID.		TI	DI 10	` 4 T	LION	TAF	RI F	S				
							A	ND.	MUL	- 11	FLIC	- 4.1		Multi						
				Α	ddi	on		ı	Binar	v Se	ale			•• • • • • •	Mic	u				
					0	+ 0	<sub>=</sub> (			,						× 0 =				
			0	+ 1 :	= 1	+ 0	= 1	ì					0 ×	1 =						
					į	+ 1	= [	0	_						1	× 1 =	= 1			
									Octa	ıl So			0.7	0.2	04	05	06	07		
		0	01	02	03	04	05	06	07			1	07	03						
			02	03	04	05	06	07	10			2	04	06	16	12	14	16		
		١	02	04	05	06	07	10	11			3	06	11	14	17	22	25		
		2	04	05	06	07	10	11	12			4	10	14	20	24	30			
		4	05	06	07	10	11	12	13			5	12	17	24		36			
		5	06	07	10	11	12	13	14			6	14		30		44			
		6	07	10	11	12	13	14	15			7	i 16	25	3.	43	52	61		
		?	10	11	12	13	14	15	16											
				1417		. A A T	104	i r	ONS	A T.2	ኣፕ	. 1:	N OC	IAT:	S	CALE				
						VIA I	ICH	<u> </u>	= 2	557	60.51	2130	05.			; =	0 -	14742	14770	ي7ء
		n == 3							= 0						in	; =	-0-	43127	23360	)2 <sub>8</sub>
		. = 0.							= I					1					0306	
	√	n = 1	51337	0110	0/8			V E	= 0	22/	26.7	537	- '8 51	-	ن د	<u>/2</u> =			7463	
		n == 1					lot	10 e	≈ 0 = 1	330	20 /:	242. 662.	J1g 45.		- la	2 =			0277	
		π = 1														10 =			3 0673	
	$\sqrt{1}$	6 = 3	12305	4072	67 <sub>8</sub>		lof	2 10	<b>=</b> 3	244	194 1	<b>411</b>	-0,			,				
							_					_								

		X =	0	1	2	3	4	5	6	7
		0X	0	1	2	3	4	5	6	7 4
		1X	8	9	10	11	12	13	14	15
		2X	à 6	17	18	19	20	21	22	23
		3 <i>X</i>	24	25	<b>2</b> 6	27	25	29	30	31
		4X	32	33	34	35	36	37	<b>3</b> 8	<b>3</b> 9
		5X	40	41	42	43	4.1	45	46	47
		6X	48	49	50	51	52	<b>5</b> 3	54	55
		7X	56	57	<b>5</b> 8	59	<b>6</b> 0	61	62	63
		10 <i>X</i>	64	65	<b>6</b> 6	67	68	69	70	71
		11X	72	73	74	75	76	77	78	79
		12X	80	81	82	83	84	85	86	87
		13 <i>X</i>	88	89	90	91	-92	93	94	95
		14 <i>X</i>	96	97	98	99		101	102	103
		15 <i>X</i>	104	105	106	107	108	109	110	111
		16X 17X	112 120	113 121	114 122	115 123	116 124	$\frac{117}{125}$	118 126	119 127
		20X	128	129	130	131	132	133	134	135
Octal	Decimal	21 X	136	137	138	139	140	141	142	143
= 0000	4096	22X	144	145	146	147	148	149	150	151
= 0000	8192	23X	152	153	154	155	156	157	153	159
30000 =	12288	24 <i>X</i>	160	161	162	163	164	165	166	167
10000 =	16384	25X	168 176	169	170	171	172	173	174	175
0000 =	<b>204</b> S0	$egin{array}{c} 26X \ 27X \end{array}$		177	178	179	180	181	182	183
= 0000 =	24576 28672	21 A	184	185	186	187	188	189	190	191
	20012	30X	192	193	194	195	196	197	198	199
		31X	200	201	202	203	204	205	206	207
		32X	<b>2</b> 08	209	210	211	212	213	214	215
		33X	216	217	218	219	220	221	222	223
		34 <i>X</i>	224	225	226	227	228	229	230	231
		35X	<b>2</b> 32	233	234	235	236	237	238	239
		36X	240	241	242	243	244	245	246	247
		37 X	248	249	250	251	252	253	254	255
		40X	<b>2</b> 56	257	258	259	260	261	262	<b>2</b> 63
		41 X	264	265	266	267	268	269	270	271
		42 X	272	273	274	275	276	277	278	279
		43X	286	251	535		255	285	286	287
		44X	288	289	290	291	792	393	294	295
		45 X	<b>2</b> 96	297	298	299	300	301	302	303
		46X 47X	$\frac{304}{312}$	305 313	306 314	307 315	308 316	309 317	$\frac{310}{318}$	311 319
		50X	320	321	322	323	324	325	326	327
		51 X	328	329	<b>3</b> 30	331	332	333	334	335
		52 X	336	337	338	339	340	341	342	343
		53X	341	345	346	347	318	<b>3</b> 49	350	351

X	<u></u>	0	1	2	3	4	5	6	7		-
FAV											
54 <i>X</i> 55 <i>X</i>		<b>3</b> 52 <b>3</b> 60	353 361	$\frac{354}{362}$	355 363	$\frac{356}{364}$	357 365	358 366	359		
56X		36S	369	370	371	372	373	374	367 375		
57 X		376	377	378	379	350	351	382	383		
UIA		310	311	913	918	350	951	932	333		
<b>60</b> <i>X</i>		384	385	386	387	388	359	390	391		
61 X		392	393	394	395	396	397	<b>3</b> 98	<b>3</b> 99		
62 <i>X</i>		400	401	402	403	404	405	406	407		
63 <i>X</i>		408	<b>4</b> 09	410	411	412	413	414	415		
64 <i>X</i>		416	417	415	419	420	421	422	423		
65 <i>X</i>		424	425	426	427	428	429	430	431		
66X		432	433	434	435	436	437	43S	439		
67 X		440	441	442	443	444	445	446	447		
70 <i>X</i>		448	449	450	451	452	453	454	455		
71X		456	457	458	459	460	461	462	463	•	
72X		464	465	466	467	468	469	470	471		
73 <i>X</i>		472	473	474	475	476	477	478	479	•	
74 X		480	481	482	483	484	485	486	487		
75 <i>X</i>		488	489	490	<del>1</del> 91	492	493	494	495		
76X		496	497	493	499	500	501	502	503	Octal Decir	nal
77 X		504	505	596	507	<b>5</b> 08	509	510	511	$100000 = 32^{\circ}$	768
						•				200000 = 65	536
100X		512	513	514	515	516	517	518	519	300000 = 983	304
101X		520	521	522	523	524	525	526	527	400000 = 1310	072
102X		528	529	<b>53</b> 0	531	532	533	534	535	500000 = 1633	
103X		536	537	535	539	540	541	542	543	600000 = 1966	
104X		544	545	546	547	548	549	550	551	700000 = 2293	376
105X		552	553	554	555	556	557	558	559		
106 <i>X</i>		560	561	562	563	564	565	566	567		
107 <i>X</i>		<b>56</b> 8	569	570	571		573	574	575		
110X		576	577	57.3	579	580	551	582	583		
111X		584	585	556	587	588	553	590	591		
112X		592	593	594	595	<b>5</b> 96	597	598	599		
113 <i>X</i>		600	601	602	603	604	€75	606	607		
114X		608	603	610	611	612	613	614	615		
115X		616	617	615	619	620	^21	622	623		
116X		624	625	528	627	628	€29	630	631		
117 <i>X</i>		632	633	€04	635	636	637	638	639		
120 <i>X</i>		6+3	641	e i o	£ 12	€44	200	646	647		
121X		648	649	612 609	€43 651	652	&≨5 853	654	655		
121A		656	657	655	659	660	661	662	663		
123X		664	665	655 655	667	668	693	670	671		
123A 124X		672		674		676	677	678	679		
124 A 125 X		680	673 651	6-2	675 683	654	635	686	687		
126X		688	983 983	690 690	691	692	€53	694	695		
127X		000	003 1697	698	699	700	751	702	703		
LSIA		<u>"</u>	1031	シナン	UJJ	<i>100</i>	691 	104	100		

	***************************************	X =		0	1	2	3	4 .	5	6	7
	,	130X $131X$	70								
		131X $132X$	71:								
		132X $133X$	729					-			
		134X									
		135X	736 744								
		136X	752								
		137 <i>X</i>	760								
						2 76:	3 76	4 76	5 766	3 767	,
		140X 141X	768								
		141X 142X	776								
		142X 143X	784								
		143X 144X	792 800								
		145X	808	-						-	
		145X	816								
		147X	824								
							. 04.	, ہوں و	. 000	വധാ	
		150X	832							839	
		151X	840								
Octal	Decimal	152 <i>X</i> 153 <i>X</i>	848								
1000000 =	262144	154X	856	_							
2000000 =	524288	155X	864 872						-		
3000000 =	786432	156X	880								
4000000 =	1048576	157X	888	889							
5000000 =	1310720		900	003	000	371	092	803	804	895	
6000000 = 7000000 =	1572864	160X	896	897	898	899	900	901	90::	903	
1000000 =	1835008	161X	904	905			908			811	
		162X	912	913						319	
		163X	920	921	922					927	
		164X	928	929	930	931	932	933		935	
		165X	936	937	938	939	940	941	942	943	
		166X	944	945	946	947	948	919	950	951	
		167 <i>X</i>	952	953	954	955	956	957	958	959	
		170X	960	961	962	963	961	965	966	967	
		171X	968	969	970	971	972	973	974	975	
		172X	976	977	978	979	980	981	982	933	
		173X	984	985	986	987	938	989	990	991	
		174X	992	993		995					
		175X							1006		
		176X	1008	1009	1010	1011	1012	1013	1014	1015	
		177X	1016	1017	1018	1019	1020	1021	1022	1023	
		200X	1024	1005	1020	20.5~	1000	1000	1000	• • • •	٢
		200A 201A	1050	1023	1024	1027	1025	1029	1030	1031	
		202X	1032 1030	1041	10.03	1042	1030	1037	1038 1046	1039	
		203X	1040	1010	1035	1043	1013	1010	$\frac{1046}{1052}$	1047	•
		204X	1 50	1057	1058	1001	1004	1003	1052 1062	1069 1069	
		205X	1^		1003 1066	1067	10887		1052		
	-			- '			1000(	),	1010	1071	

X =	0	1	2	3	4	5	6	7		-	
206X	1072	1073	1074	1075	1076	1077	1076	1070		-	
207X			1082								
210X	1088	1089	1090	1091	1092	1093	1094	1095			
211 <i>X</i>	1096	1097	1098	1099	1100	1101	1102	1103			
212X	1104	1105	1106	1107	1108	1109	1110	1111		1	
213X	1112	1113	1114	1115	1116	1117	1118	1119			
214X	1120	1121	1122	1123	1124	1125	1126	1127			
215X			<b>113</b> 0								
216 <i>X</i>			1138								
217 <i>X</i>	1144	1145	1146	1147	1148	1149	1150	1151			
220X	1152	1153	1154	1155	1156	1157	1158	1159			
221X			1162	•						1	
222X			1170							i	
23X	-		1178							-	
224X			1186								
25X			1194							•	
226X			1202								
27 <i>X</i>	1208	1209	1210	1211	1212	1213	1214	1215			G
230X	1216	1217	1218	1219	1220	1221	1222	1223	Octal Decima		Octal 100000000 == 1
31 <i>X</i>			1226						10000000 = 2097152 $20000000 = 4104304$	i i	200000000 = 3
232X	1232	1233	1234	1235	1236	1237	1238	1239	$\begin{array}{rcl} 20000000 &=& 4194304 \\ 30000000 &=& 6291456 \end{array}$	1	300000000 = 3
233X	1240	1241	1242	1243	1244	1245	1246	1247	40000000 = 6291436 $40000000 = 8388608$		400000000 = (
34 %	•		1250						50000000 = 10485760	1	500000000 = 8
235X		,	1258						6000000 = 10283100 $60000000 = 12582912$	,	600000000 = 10
236X			1266						70000000 = 12882913	3	700000000 = 11
237 <i>X</i>	1272	1273	1274	1275	1276	1277	1278	1279	1000000 - 1100000		
240 <i>X</i>	1280	1281	1282	1283	1284	1285	1286	1287			
241X	1288	1289	1290	1291	1292	1293	1294	1295		Į	
142X			1298							ļ	
243X			1306							1	
244 <i>X</i>			1314								
245X			1322							1	
245 X			1330							!	
247 X	1335	13,37	1338	1339	1340	1241	1342	1343			
250 <i>X</i>	1344	1345	1346	1347	1348	1349	1350	1351			
261X	1352	1353	1354	135,5	1356	1357	1358	1359		ļ	
459 <i>X</i>			1362								
253X			1370,							1	
254X			1378							į	
255X			1336							against a	
256X			1394							seult s	
257 <i>X</i>	1400	i401	1402	1403	1404	1405,	1406	1407			
260 <i>X</i>	1408	1409	1410	1411	1412	1413	1414	1415			
261 <i>X</i>	• •		1418							e c	
2C2X			1426							ŗ	

TABLE 1-3. (	Jetal-Decimal	Integer Conv	crsion T	able (	Corta	Q# 1		····		
		X =	0	1	2	3	4	ð	t,	1
		<b>2</b> 63 <i>X</i>	1432	1433	1434	1435	1430	1437	1435	1439
		264X	1440	1441	1442	1443	1444	1445	1416	1117
		255X	1448	1449	1450	1451	1452	1453	1474	1155
		366X	1456	1457	1459	1459	1460	1461	1:3	146
		267 <i>X</i>	1464	1465	1466	1467	1415	1469	1470	147
		270X	1472	1473	1474	1475	1476	1477	1478	1479
		271X	1480	1481	1482	1483	1454	1435	1486	1487
		272X	1488	1439	1490	1491	1492	1493	1494	149
		273X							1502	
		274X							1510	
		275X							1518	
		276X							1526	
		277 <i>X</i>	1528	1529	1530	1531	1532	1533	1534	153.
		300X							1542	
		301X							1550	
		302X							1558	
		303X							1566	
<b>6</b> . •	<b>.</b>	304X							1574	
	Decimal	305X							1582	
	16777216	306 <i>X</i>							1590	
300000000 =		307 <i>X</i>	1592	1993	1994	1995	1990	1597	1598	199
4000000000 =	67108864	310X	1600	1601	1602	1603	1604	1605	1606	160
	83886080	311X							1614	
3000000000 = 1		312X	1616	1617	1618	1619	1620	1621	1622	162
7000000000 = 1	17440512	313X	1624	1625	1626	1627	1628	1629	1630	163
		314X	1632	1633	1634	1635	1636	1637	1638	163
		315X	1640	1641	1642	1643	1644	1645	1646	164
		316X	1648	1649	1650	1651	1652	1653	1654	165
		317 <i>X</i>	1656	1657	165S	1659	1660	1661	1662	166
		<b>3</b> 20X							1670	
		321X							1678	
		322X							1686	
		323X							1694	
		324X							1702	
		325X							.1710	
		326X							4718	
		327 X	:720	, , ,	• •	- ,	714	1725	1726	172
		330X							1734	
		331 X							1742	
		332X							1750	
		333X							1758	
		334X							1765	
		335X							1774	
		336X							1782	
		337X	1784	1785	1786	1787	1788	1789	1790	1791

Octal-Deco	of Integer Conversion Table (Continued)	_
λ' =	0 1 2 3 4 5 6 7	
••		
340X	1792 1793 1794 1795 1796 1797 1798 1799	
341X	1800 1801 1802 1803 1804 1805 1806 1807	
342X	1808 1809 1810 1811 1812 1813 1814 1815	
343X	1816 1817 1818 1819 1820 1821 1822 1823	
344X	1824 1825 1826 1827 1828 1829 1830 1831	
345X	1832 1833 1834 1835 1836 1837 1838 1839	
346X	1840 1841 1842 1843 1844 1845 1846 1847	
347X	1848 1849 1850 1851 1852 1853 1854 1855	
350X	1856 1857 1858 1859 1860 1861 1862 1863	
	1864 1865 1866 1867 1868 1869 1870 1871	
351X	1872 1873 1874 1875 1876 1877 1878 1879	
352X	1880 1881 1882 1883 1884 1885 1886 1887	
353X	1888 1889 1890 1891 1892 1893 1894 1895	
354X	1896 1897 1898 1899 1900 1901 1902 1903	
355X	1904 1905 1906 1907 1908 1909 1910 1911	
356X	1912 1913 1914 1915 1916 1917 1918 1919	
357 <i>X</i>	1912 1913 1914 1913 1916 1917 1910 1917	
360X	1920 1921 1922 1923 1924 1925 1926 1927	
361 <i>X</i>	1928 1929 1930 1931 1932 1933 1934 1935	
362X	1936 1937 1938 1939 1940 1941 1942 1943	
363X	1944 1945 1946 1947 1948 1949 1950 1951	
364X	1952 1953 1954 1955 1956 1957 1958 1959	
365X	1960 1961 1962 1963 1964 1965 1966 1967	
366X	1968 1969 1970 1971 1972 1973 1974 1975	
367X	1976 1977 1978 1979 1980 1981 1982 1983	
•		
370X	1984 1985 1956 1987 1988 1989 1990 1991	
371X	1992 1993 1994 1995 1996 1997 1998 1999	
372X	2000 2001 2002 2003 2004 2005 2006 2007	
373X	2008 2009 2010 2011 2012 2013 2014 2015	
374X	2016 2017 2018 2019 2020 2021 2022 2023	
375X	2024 2025 2026 2027 2028 2029 2030 2031	
376 X	2032 2033 2034 2035 2036 2037 2038 2039	
377X	2040 2041 2042 2043 2044 2045 2046 2047	
	200 200 200 200 7	
400X	2048 2049 2050 2051 2052 2053 2054 2055	
401X	2056 2057 2058 2059 2060 2061 2062 2063	
<b>4</b> 02 X	2064 2065 2066 2067 2068 2069 2070 2071	
403 $X$	2072 2073 2074 2075 2076 2077 2078 2079	
404X	2080 2081 2082 2083 2084 2085 2086 2037	
405X	2088 2089 2090 2091 2092 2093 2094 2095	
406 X	2096 2097 2098 2099 2100 2101 2102 2103	
4073	2104 2105 2106 2107 2108 2109 2110 2111	
41	2112 2113 2114 2115 2116 2117 2118 2119	
410X	2120 2121 2121 2123 2124 2125 2126 2127	
4111	2128 2129 2130 2131 2132 2133 2134 2135	
412X	2136 2137 2138 2139 2140 2140 2142 2143	
413.	2136 2137 2138 2137 2140 217 2172 1113 2144 2145 2146 2147 2148 2149 2150 2151	
414X	2144 2145 2146 2147 2146 2147 2156 2177 2152 2153 2154 2155 2156 2157 2158 2159	
$\sim$ 415 $X$	2152 2153 2104 2155 2176 2154 2156 2155	_

	170	.cimin ime	ger Co	11175 [ 111	911 1 SEO	ie ie m	THREE	,		
	X	= 0	1	2	3	4	5	6	7	
416	X	2160	2161	2162	2163	2164	2165	2166	216-	
417		2168			2171					
	•	2100	5100	2110	2.111	2112	211.0	2113	211.)	
420	Χ	2176	2177	2178	2179	2180	2181	2152	2133	
421					2187					
422	Χ	2192								
423										
464	v	0.0.0								
425 425	Y	2216								
426	χ.	2224	9925	2226	2227	2220	2220	2222	2221	
		2232								
127	ď.	4-02	2200	2204	2400	2.2.00	4401	4417	2230	
430	X	2240	2241	2242	2243	2244	2245	2246	2247	
431										
400	3.2	23.50								
433 434	X	2264								
434	χ	2272								
435.										
<del>4</del> 36										
437		2296								
7.07	42	2250	2291	4480	2290	±300	2001	شاراد شا	تذاراد که	
440	X	<b>2</b> 304	2305	2306	2307	2308	2309	2310	2311	
441	X	2312								
442	X	23.20								
443		2328								
444	X				2339					
445.	X									
446	X	2352								
447.	X	2360								
450	X									
451		2376	2377	2378	2379	2380	2381	2352	2333	
<b>4</b> 52	X	2384	2385	2386	2387	${\bf 2388}$	<b>2389</b>	23%	2391	
453	X	2392	2393	2394	2395	2396	2397	2395	2049	
454	X	2400	2401	2402	2403	2404	2405	247.6	24.5	
455		2408								
456	X	2416	2417	2418	2419	2420	2421	24.2	242:	
457	X	2424	2425	2426	2427	2428	2429	24z6	3-31	
400	ι.	0403	0.400	0404	0407	2422	0.40=	241.	5.457	
460		2432								
461.					2443					
462					2451					
463					2459					
464					2467					
465					2475					
406					2483					
407	Y.	2488	2489	2490	2491	2493	2493	2-1-	î÷-5	
470	¥-	9300	9307	9100	2499	2300	2501	2***	- ą	
471					2507					
472		#400 £ 0210	9519	2514	2515	9516	9517	27.	3-16	
214		4014	610	4014	2010	2010	<u></u>			}

O(131-1										TABLE 4-3	. Octal-Deci	mal Int	.g. <b>(</b>	onvers	, - y -1	it in	*muce	1)	<b>→</b>
λ.	=	0	ì	2	3	4	5	6	7		X =	0	1	2	}	4	- <del></del> 5	6	7
473.X					2523														
474X		2528	2529	2530	2531	2532	2533	2534	2535	ÿ	550X	2550	2881	2582	2533	3-23	2885	2886	2887
475X		2536	2537	2538	2539	2540	2541	2542	2543	5	551X	2858	3880	2890	2891	3-03	2593	2894	2395
476X		2544	2515	2546	2547	2548	2549	2550	2551	Ž.	552X				25.74				
477X		2552	2553	2554	2555	2556	2557	2558	2559	ģ	553.X	2904	2905	2906	27/7	2 3	2999	2910	2911
											554X				24,				
500X		0500	9561	9769	2509	9504	0-0-	0500	1505		555X				2923				
					2563					T-Market	556X				21, 1				
501X					2571					•	557X				2339				
502X					2579								•,,,,,	=000	- 137	- ) 10	- /11	2012	2340
503X					2587					DC Application of the Control of the	560X	2033	20.15	2016	2947	DC 4.0	90 (n	9050	00"1
504X					2595						561 X								
505X					2603					S S	562X	2002 9000	2000	2004	2953 2053	27750	2907	2953	2959
506X		2608	<b>26</b> 09	2610	2611	2612	2613	2614	2615	24 V 4					2962				
507X		2616	2617	2618	2619	2620	2621	2622	2623	¥.	563X				2971				
										r d	564 X	2976	29.7	2978	2979	2950	2981	2952	2983
510X		2824	2625	2626	2627	2628	2629	2630	2631		565X				2947				
511X					2635						566X				29/5				
512X					2643					ti ca	567X	3000	3001	3002	3003	3004	3005	3006	3007
513X					2651														
514X					2659						570X	3008	3009	3010	3011	3012	3013	3014	3015
											571 <i>X</i>	3016	3017	3018	3013	3020	3021	3022	3023
515X					2667					Ŋ,	572X	3024	3025	3026	3527	3528	3029	3030	3031
516X					2675						<b>57</b> 3 <i>X</i>	3032	3033	3031	3530	3006.	3037	3038	3039
517 <i>X</i>		2680	2681	2682	2683	2684	2685	2686	2687	2	574X				3443				
											575X				395.				
520X		2688	2689	2690	2691	2692	2693	2694	2695		576X	3056	3037	3058	3059	3 20 .	3061	3062	3063
521 X		2696	2697	2698	2699	2700	2701	2702	2703	Q	577X				3957				
522X		2704	2705	2706	2707	2708	2709	2710	2711	)								• /• •	• / . •
523X		2712	2713	2714	2715	2716	2717	2718	2719	£ .	609X	3072	3073	3074	3675		3077	2078	3070
524X		2720	2721	2722	2723	2724	2725	2726	2727	e g	601X				0153				
525X					2731						602 <i>X</i>				3 -				
526X					2739					Ä	603X				359-				
527.X					2747					Į.	604X				311				
02171		201.8.7	2:40	2130	2121	2140	2130	2100	2101		605X								
-0.37-						~^									3115				
530X					2755						606X				3123				
531 <i>X</i>					2763						607X	3125	3129	3139	3121	3132	3133	3134	3135
532X					2771					<b>!</b>	6107/	6463	0.0=	~				_	1
533X					2779					} 1	610X				5				
534X		2754	2785	2780	2787	2788	2789	2790	2791	<u> </u>	611 X				3:="				
535X		27.72	2793	2794	2795	2796	2797	2798	2799	į.	512 X				3.1.				
536X		2860	2801	2802	2803	2801	2805	25(16	2807		613X				1.5.				
537X		2808	2809	2810	2811	2812	2813	2814	2815		614X				- 1				
											615A				317-				
540 <i>X</i>		2816	2817	2818	2819	2820	2821	2822	2823	1	<b>616</b> X	3151	3185	31-3	11:5	138.	3159	3190 .	3191
541 X					2827					: :	617X				5: -				
542X					2835														
543X					2845					<b>}</b>	620X	3200	3201	3202	3_13	3204 :	3205	320G	3207
					2851						621X				32.1				
544X $545X$										į	622X				02.4				
					2859					<u>.</u>	623X				2.				
545 X					2567						624 <i>X</i>				3. 3				
547.3		2872	2573	2577	2875	2876	2817	2517	2879		625X				3-43				
										Contraction of the contraction o	~~~~	<del></del>	·······································	- 1-		·	J#71.0	ツャゴリ い	J = T 4

Octai-Deci	111102011						
X =	0 1	2	3	÷	<b>'</b> 5	6	7
626X	3248 3249	5.75	.251	3252	3253	3254	3255
627X	3276 3257	31-7	222	3260	3261	3262	3263
027A	5_ 10 5_ 51	J=	- <b>-</b>	0=03	0231	02:-	0233
<b>63</b> 0X	3264 3265	314-	12.5	3268	3269	3270	3271
631X	3272 3273	32~4	12.75	3276	3277	3278	3279
632X	3280 3281	3252	2283	3284	3285	3286	3237
633X	3288 3289	3200	3294	3202	3293	3294	3295
634X	3296 3297	32-8	3200	3300	3301	3302	3303
635X	3296 3297 3304 3305	330%	3307	3305	3309	3310	3311
	3312 3313	2214	0315	3316	3317	3318	3319
636X	3320 3321	0024	9110	2224	2275	2226	2227
637X	3320 3321	3322	2050	9924	3020	3320	1260
<b>64</b> 0 <i>X</i>	3328 3329	3330	3331	3332	3333	3334	3335
641 <i>X</i>	3336 3337						
	3344 3345	3346	3347	33.18	3310	3350	3351
642X	3352 3353	2251	2255	2256	2257	3358	3350
643X							
644 <i>X</i>	3360 3361	3072	3353	3304	3 300	3300	227=
645X	3368 3369	3375	3371	3372	3313	2014	0000
646X	3376 3377	337.5	3379	3350	3381	3382	3353
647 <i>X</i>	3384 3385	3717	2387	3355	3359	3390	3391
<b>65</b> 0 <i>X</i>	3392 3393	3554	3395	3396	3397	3398	3399
651X	3400 3401						
652X	3408 3409	3419	3411	3412	3413	3414	3415
653X	3416 3417	3415	3419	3420	3421	3422	3423
654X	3424 3425	3426	3427	3425	3429	3430	3431
655X	3432 3433	3484	3435	3436	3437	3438	3439
<b>6</b> 56 <i>X</i>	3440 3441	3443	3443	344-	344	3446	3447
657X	3448 3449	341	3451	345.	3453	3454	3455
00121							
660X	3456 3457	7 34 3	3459	3460	3461	3462	3463
66 t $X$	3464 346	1 34-	3467	340	3469	3470	3471
662X	3472 3473	3 947	£ 3.£73	347	6 347	7 3478	3 3479
663X	3480 348	1 0=1.	z 3450	348	4 345	5 3486	3487
664X	3488 348	U _4-	349	1 349	2 349	3 349-	4 3495
665X	3496 349	7 4 -	4 34(4)	3 3 5 9	0.350	1 350.	2.3503
666X	3504 350	5 %	- 350	7 350	\$ 350	9 3510	3511
667 <i>X</i>	3512 351	3 07.	4 251	5 351	6 351	7 351	8 3519
05031	3520 352	1 25	- 0.50	Q 940	1 325	5 35)	6 3527
670X	3520 352 3528 352	1 : ~	- 102	) 301£ 1 9≛9	7 034 7 050	2 959 2 959	( 2525
671X	3528 352	13 or	د رز ر	. 391 	2 373	. 0	1 0717
672X	3536 <b>3</b> 53	7	. 350	چرز ك د م ـ	'' 1) !	1 904	0.000
673X	3544 354	5 254	> 354	73:	± رَد خ	9 300	0 3331
674X	3552 350	3 :::	4 005	5 37.	3 355	7 355	\$ 3559
675X	3560-356	n 175	2,350	3 356	4 350	<i>i</i> 5 356	6 3567
676X	3565 356	) ::-	. 355	1 357	2 357	3 357	4 3575
677 X	2576 357	7 :::	× 357	9 35	() 35t	1 355	2 3583
700X	3584 35	· 5 . •	· <u>-</u> :	7 35	ارتر 💉	SC 37	0 3591
701 <i>X</i>	33'02 35'	23 .	4 33	13 37	10 -256	17 35°	~ 3599
_702X	3500-36	'n	2 300	3 30	a = 36b	75-395	)G 3C97
C 027	42.00		. ,				

X	=	0	, Ž	2	3	4	5	6	7	
703 <i>X</i>		<b>3</b> 608	3609	3610	3611	3612	3613	3614	3515,	,
704X		3616	2617	3618	3619	3620	3621	3622	3623	,
705X		3624	3625	3626	3627	3628	3659	2636	3631	
706X		3639	3633	3631	3635	3636	3637	3638	2620	
706X $707X$		36.10	36.11	30.13	36.13	3641	3015	2044	95.47	
101.1		0040	0011	9042	0640	2077	0030	0090	-1.1	
710X										
711X 712X		3656		3658						
712X		3664	3655	3666	3667	5668	3669	3670	3671	
LION		301 %								
714X		3680	3681	3682	3683	3681	3685	3686	3647	
715 Y		3688	3689	3690	3691	3592	3693	3694	3695	
716X		3696	3697	3698	3699	3700	3701	3702	3703	
717 <i>X</i>		3704	3705	3706	3707	3708	3709	3710	3711	
720X $721X$		3712	3713	3714	3715	3716	3717	3718	3719	
721X		3720	3721	3722	3723	3724	3725	3726	3727	
722 <i>X</i> 723 <i>X</i> 724 <i>X</i>		3728	3729	3730	3731	3732	3733	3734	3735	
723 X		373ô	3737	3738	3739	3740	37√1	3742	3743	
724X		3744	3745	3746	3747	3748	3749	3750	3751	
725X		3752	3753	3754	3755	3756	3757	3755	3759	
726X		3760	3761	3762	3763	3764	3765	3766	3767	
727X		3768	3769	3770	3771	3772	3773	277.1	3775	
730X		3776	3777	3778	3779	3780	3781	3732	3783	
731 <i>X</i>		3784	3785	3786	3787	3788	3759	3790	3791	
732X		3792	3793	3794	3795	3796	3797	3798	3799	
732X $733X$		3800	3801	3802	3803	3804	3805	3505	3507	
734 <i>X</i>		3808	3809	3810	3511	3812	3813	3814	3815	
735X		3816	3817	3818	3819	3820	3821	3532	3823	
735X $736X$		3824	3825	3826	3927	3828	3829	3530	3531	
737X		3832	3833	3834	3835	3836	3837	3838	3830	
70.11		0002	0000	0001	0000	0000	0501	03.33	3335	
740X		3840	3841	3842	3843	3844	3845	3540	3547	
741A		3848	3849	3850	3851	3\$52	3853	3554	3555	
742X		3856	3857	3858	3859	3860	3861	3562	3×63	
743X		3864	3865	3866	3867	3868	3869	3579	3571	
744X		3872	3873	3874	3875	3876	3877	3875	3579	
744X $745X$		3880	3881	3882	3883	3884	3885	4 4 4 4	3-57	
746X		3888	3889	3890	3891	3892	3593	3	381.5	
747X				3898						
/ 1/21		0000	0007	0303	0000	0300	0.71	, · _	, <b>.</b>	
<b>7</b> 50X				3906						*
751X		3912	3913	3914	3915	3916	3917	25	3519	
752X		3920	3921	3922	3923	3924	3925	1 15	5927	
753X		3928	3939	3930	3931	3932	3533	1 54	35	
75±X		3936	3937	3938	3930	3940	3941		3943	
755X				3946						
756X				3054						
757X				3962						
 					3.00					7-

280

	Χ =	0	1	2	3	4	5	6	7
7	60X	3968	<b>3</b> 969	3970	3971	3972	3973	3974	3975
•	61X	3976	3977	3978	3979	3950	398I	3955	3983
-	62X	3984	3985	3986	3987	3988	3989	3500	3991
-	63X	3992	3993	3994	3995	3996	3997	3998	3999
•	64X	4000	4001	4002	4003	4004	4005	4006	4007
_	65X	4008	4009	4010	4011	4012	4013	4014	4015
	66X	4016	4017	4018	4019	4020	4021	4022	4023
	67X	4024	4025	4026	4027	4028	4029	<b>4</b> 030	4031
,	770X	4032	4033	4034	4035	4036	4037	4038	4039
	771X	4040	4041	4042	4043	4044	4045	4046	4047
	772X	4048	4049	4050	4051	4052	4053	405 <b>4</b>	4055
	773 <i>X</i>	4056	4057	4058	4059	4060	4061	4062	4063
	774X	4064	4065	4066	4067	4068	4069	4070	4071
	775X	4072	<b>4</b> 075	4074	4075	4076	4077	4078	4079
	776X	4080	4031	4082	4083	4084	4085	4086	4087
	777X	4088	4089	4090	4091	4092	4093	4094	4095

TABLE A-4. Powers of Sixteen.

		16 <sup>r</sup>					n
					1		0
					16	1	1
					256	į į	2
				4	096	1	2
				65	536		4
			1	048	576		j
			16	777	216	Ì	6
			263	435	456	1	7
		4	294	967	296	1	8
		68	719	476	736	!	9
	ì	099	511	627	776	•	10
	17	592	186	044	416	į	11
	281	474	976	710	656		12
4	503	599	627	370	496	}	13
72	057	54.	037	927	936	1	14
1 152	921	5	606	8 16	976		15

TABLE A-5. Octol-Decimal Fraction Conversion Table

Octal	Decimal	Octal	Decimal	Octal	Decimal	Octal	Decimal
.000	00000000	.061	09570313	142	19140625	223	28710938
001	00195313	062	09765625	.143	19335938	22)	2900250
952	00390625	663	09960938	144	19531250	225	29101563
.903	00583938	064	10156250	145	.19726563	226	.29296575
.004	00781259	065	.10351563	146	.19921875	227	20402138
.005	00976563	066	10546575	.147	20117188	230	29637300
006	.01171875	.067	.10742188	150	20312500	231	29882815
.007	.01367188	070	.10937500	151	20507813	233	30078125
.010	01562500	.071	11132813	152	.20703125	233	30273438
011	01757813	072	11328125	153	20898438	234	30403750
.012	.01953125	073	11523438	154	.21093750	.235	30654063
013	.02148438	074	11718750	155	21289063	2.36	30853375
.014	02343750	075	11914063	15€	21484375	237	31051655
915	02539063	.076	12:09375	157	.21679688	.2±0	31250000
.016	.02734375	.077	12304688	160	21875000	241	31115313
.017	.02929688	100	.12500000	161	$\widehat{2}$ 2070313	24?	.31640625
.020	03125000	.101	12695313	!62	22265625	243	31835933
02 t	03326313	102	12890625	163	22460938	244	32931250
022	03515625	103	13085939	. 164	22656250	245	32226563
.023	03710938	.104	13281250	165	22851563	246	32421873
024	03906250	105	13476563	166	.23046875	247	.32617189
025	.04101563	.106	13671875	167	23242188	?50	32812500
.026	04296875	107	13867138	.170	23437500	251	33007813
027	04492188	.110	.14062500	17)	23632813	252	33203125
.030	04687500	111	.14257813	172	.23828125	253	33398433
031	04882813	112	14453125	173	24023458	254	33593750
.032	05078125	113	14648438	.174	.24218750	255	33789065
033	05273438	114	14843750	175	.24414063	256	33981375
.034	05468750	115	15039063	. 176	.24609375	257	34179688
.035	05664063	116	.15234375	177	.24804688	260	3437 5000
036	05859375	117	15429688	200	25000000	261	34570313
037	06054688	120	15625000	201	25195313	262	34765625
040	06259000	121	15820313	.202	.25390625	263	349(0)938
.041	06445313	.122	16015625	.203	25585938	264	35150256
042	06640625	123	16210938	201	25781250	265	35351563
.043	06835938	124	16405250	$20^{\circ}$	25976563	266	35546875
.044	07031250	125	16601563	206	20171875	267	35742188
045	07226565	126	16796377	207	26367188	270	35937500
$04\bar{\mathrm{o}}$	07421875	127	16992183	210	۱, ۱,۳,۱	271	36132813
.047	07617185	130	17187500	211	20701813	272	36328127
050	07812500	131	17382813	212	26970125	273	36523138
051	08007813	132	17578125	250	-, 145433	274	.26718750
.052	08203125	133	17773438	214	27343759	275	36914063
.053	08398438	13∻	17968750	215	27539063	276	<b>37</b> 169375
. 054	05593750	135	18164063	216	27734375	277	37304088
ບໍລິລິ	08789063	136	18359375	217	27929688	300	37500000
056	08994375	137	18554688	225	28125000	301	37695313
057	.09179688	. 140	18750000	221	28520310	302	37890925
.069	09375000	141	18945313	222	28515625	303	35035958

TABLE A-5. Octal-Decimal Fraction Conversion Table (Continued)

Octal	Decimal	Octal	Decimal	Octal	Decimal	Octal	Decimal
204	38281250	323	41210938	342	44140625	361	47070313
<b>3</b> 04		324	41406250	343	44335938	362	47265625
.305	<b>3</b> 8476563	325	41601563	344	44531250	363	47460938
.306	.38671875	_	41796875	345	44726563	364	47656250
. 307	38867188	.326	41992188	.346	44921875	365	47851563
. 310	39062500	327	42187500	347	4511718S	366	.48046875
.311	.39257813	330		350	45312500	367	48242188
.312	39453125	<b>3</b> 31	42382813	-	45507813	370	48437500
313	<b>3</b> 9648438	332	42578125	351	45703125	371	48632813
314	.39843750	<b>3</b> 33	4277343S	352		.372	48828125
315	40039063	334	42968750	.353	45898438	•	49023438
316	40234375	335	43164063	354	46093750	373	49218750
.317	.40429688	336	43359375	355	46289063	374	
.320	40625000	337	435546SS	. 356	46484375	.375	49414063
.321	40820313	340	43750000	357	46679688	. 376	49609375
.322	41015625	341	43945313	.360	46875000	377	<b>4980468</b> \$

Note:  $(0.4)_6 = (0.5)_{10}$  therefore, for example,

 $(0.652)_8 = (0.252)_3 + (0.5)_{10}$ =  $(0.33293125)_{10} + (0.5)_{10}$ 

Octal	Decimal	Octal	Decime	Octal	Deand
.000000	00000000	000060	00018311	$\eta \phi_{ij}$ (4	60036021
100000	00000381	000061	00015692	fr. ); []	(10)37062
000002	00000763	000062	00019073	06 )142	(n) 1473×1
000003	00001114	000063	00019455	001/113	GGG37 5-7
000604	00001526	000064	00010-33	$I(G')_1 \stackrel{d}{=} \frac{1}{2}$	000 to 15
000005	00001907	900065	00020215	6 4145	1,50,000
000006	00002239	000006	00020599	0.25136	0003 340
000007	00002670	000007	000200\$1	090147	0003939
000010	00090053	000070	00021362	000159	00039571
000011	00003135	000071	00021744	000151	0004005
000012	00003815	060672	(10025125	000152	00040138
000013	00004196	.000073	000 2307	000153	00046847
000014	00004578	000074	00022885	000151	00041190
000015	00004959	.000075	.00023270	700T 13	00011550
000016	00005341	000076	00023651	Je1000.	00641962
000017	00605722	000077	06024033	006157	0.0012313
000020	00006104	000100	00024414	000160	00042725
000021	00006485	000101	00024796	000161	00043100
000022	00006866	.000102	00025177	.000182	.00013450
000023	.00007248	090103	00025558	000163	0001389
000024	00007629	000104	00025940	000 34	690 th 520
000025	.06008011	000105	00026321	000165	90031652
000026	00008392	000106	00026703	600160	60945913
000027	00003774	900107	00027084	0001 17	4994477, 7
000030	00009153	000110	00027466	000_70	gentifia
00031	.00009537	000111	00027847	000171	00016172
00032	00009918	.000112	00028229	00:0179	00040739
000033	,00010300	000113	00028610	.000173	DOME (40.7)
000034	00010681	000114	00028992	000174	00011303
000035	00011063	000115	00029373	000175	_067170N1
000036	00011444	000116	00029755	000173	00048365
000037	00011826	.000117	00030136	000177	$-600\mathrm{SHZ}$
000040	00012207	000120	00030519	000200	450 E 238
000041	00012589	000121	00030899	000291	000 (95.10
000042	00012970	000122	00031281	000202	00041594
000043	00013351	000123	00031662	000203	(40.50.53
000044	00013733	000124	00032043	000204	1000193 S
000044	00014114	000125	00032425	000205	(n e 147 e
000046	00014111	000126	00032806	000200	(89.24117)
000040	00014877	000127	00033188	000207	Toward tos
000050	00014-77	000121	00033569	000210	00021850
	00015255	000131	00033951	000211	60052_64
000051	00016022	000131	00034332	000212	$t_{J^{k-1},\ldots,j^{k}}$
000052	00016022	000132	00034732	000213	000 500-1
000053		000134	00035095	000214	- 00 153 <sup>5</sup> 5
000954	.00016785		00035095	000215	00053787
000055	00017166	000135	00035858	000216	00054169
000056	00017518	000136	00035578	050217	00004570
000057	00017929	000137	0000074.)	(111211	

Octal	Decimal	Octal	Decimal	Octal	Decimal
.000146	00112152	.000539	00131226	000612	0015029
.000447	00112534	000531	00131607	000613	0015068
000450	00112915	000532	00131989	000614	0015106
000451	00113297	090533	00132370	000815	0015141
000452	00113678	600534	00132751	002516	0015182
.000453	00114059	000535	00133133	000617	901 522 <i>0</i>
000454	00114441	000536	514د0013	000620	0015258
000455	00114522	000537	00133896	000621	0015296
000456	.00115204	000540	00134277	000622	0015035
000457	00115585	000541	.00134659	000623	0015373
000460	00115967	000542	.00135040	000624	0015411
.000461	.00116348	000543	00135422	000625	0015419
.000462	.00116730	000544	.00135803	000626	.0015487
000463	00117111	000545	00136185	000627	0015525
000464	00117493	000546	00136566	.000630	0015504
.000465	00117874	000547	00136948	000631	.001oo02
000466	00118256	000550	00137329	000632	.0015610
000467	00118637	000551	00137711	000633	.0015678
000470	00119019	000552	00138092	000634	.0015716
000471	00119400	000553	.00138474	.000635	.0015754
000472	00119781	000554	00138855	000636	0915792
000473	00120163	000555	00139236	000637	0015821
000474	00120544	000556	.00139618	000640	0015869
000475	00120926	000557	00139999	000641	0015907
000476	00121307	000560	00140381	000642	0015945
000477	00121689	000561	00140762	000643	0015983
. <b>00</b> 0500	.00122070	000562	00141144	000644	0016021
000501	00122452	000563	00141525	000645	0016059
.000502	.00122833	000564	.00141907	000646	.0016098
000503	00123215	000565	00142288	000647	0016133
000504	00123596	.000566	00142670	000650	0016174
000505	00123978	000567	00143051	000651	0016212
.000506	00124359	. 000570	00143433	000652	0016250

000477	00121689	000561	00140762	000643	00159836
.000500	.00122070	000562	00141144	000644	00160217
000501	00122452	000563	00141525	000645	00160599
.000502	.00122833	000564	.00141907	000646	.00160980
000503	00123215	000565	00142288	000647	00161332
000504	00123596	.000566	00142670	000650	00161743
000505	00123978	000567	00143051	000651	00162125
.000506	00124359	. 000570	00143433	000652	00162506
.000507	00121741	000571	00143814	000653	00162888
000510	00125122	090572	00144196	000654	00163269
000511	.00125504	000573	00144577	000655	00163631
000512	00125885	000574	00144958	000656	00164032
009513	00126266	000575	00145340	000657	00164413
.000514	00126648	000576	00145721	000660	00164795
000515	00127029	000577	00146103	000661	00165176
000316	00127411	000600	00146484	000f62	00165558
000517	00127792	1000001	00146536	000663	00165939
000520	00128174	000602	00147247	0.00664	00166321

0006u3

.000606

.00149918

Octal	Decimal	Octal	Decimal	Octal	Decimal
000220	.00054932	000302	00074005	.000364	00093079
.000221	00055313	000303	00074387	000365	00093460
000222	00055695	.000304	.00074768	000366	00093842
000223	00056076	.000305	00075150	000367	00094223
000224	00056458	.000306	00075531	000370	00094604
000225	00056839	.000307	.00975912	000371	00094986
000226	00057220	000310	00076294	.000372	.00095367
000227	00057602	000311	00076675	000373	00095749
000227	,00057983	.000312	.00077057	000374	00096130
000230	00058365	000313	.00077438	000375	00096512
000231	.00058746	.000314	00077820	000376	00096393
000232	00059128	000315	60078201	.000377	00097275
.000234	00059123	000316	00078583	.000400	00097656
000234	00059891	.000317	.00078964	000401	00098038
000235	00059331	000320	00079346	.000402	00098419
000235	00060654	000321	00079727	000403	00098801
.000237	00061035	.000322	00080109	000404	.00099182
000241	00061417	000323	00080490	000405	00099564
	00061798	.000324	.00080872	000406	00099945
.000242	00062180	000324	00081253	000407	00100327
.000243 .000244	00062561	000326	00081635	000410	00100708
	00062943	000327	.00082016	000411	00101089
.000245 000246	00063324	000330	.00082397	000412	00101471
	.00063705	000331	00082779	000413	00101852
000247		.000332	.00083160	C00414	00102234
.000250	.00064087	000332	00083542	000415	.00102615
000251	00064468	000334	00083923	000416	00102997
.000252	00064850	000335	00084305	000417	.00103378
000253	00065231	.000336	00034505	000120	00103760
.000254	00065613		00085068	000421	00104141
000255	00065994	000337	00085449	000422	00104523
e 10256	00066376	000340	00085831	.000423	00104904
000257	00066757	009341		000424	00105286
000260	00067139	000342	00086212	000424	00105667
000001	00067520	000343	00086594	000426	00106049
000262	00067902	.000344	00086975	000427	00106439
£992 <b>63</b>	00068283	.000345	00087357	000427	00106813
, მი0264	00068665	000346	.00087734	000430	00107319
900265	.00069046	000347	00088120		0010757
90026 <b>6</b>	00069427	000350	00688501	000432 000433	0010795
j. i. 11267	.00069809	000351	00088882		0010833
JF 1/270	.00070190	000352	.00089234	900434	0010333
6002/1	.00070572	000353	00089615	000435	0010371
000272	00070353	000354	000±0027	000436	0010910
900273	.00071335	000355	06050408	000437	0010936
600274	.00671716	.000356	0u090790	000440	
696275	<b>0</b> 0072038	050357	.60091171	000441	0011024 0011062
000276	06072479	009360	00091553	000412	0011062
000277	.00072501	000361	00001934	000443	
000300	00073242	000362	00092316	000444	.0011138
000301	.00073624	000363	00092697	000445	0011177

.00168310

.00168991

TABLE A-5 Octal-Deci and Fraction Conversion Table (Continued)

Octal	Decimal	Octal	Decimal	Octal	Decimal
.000674	00169373	000723	00178146	000752	00186920
000675	00169754	000724	00178528	000753	00187302
000676	00170135	000725	00175909	000754	00187683
000677	00170517	000726	00179291	000755	00188065
.000700	00170898	.000727	00179672	000756	00188446
000701	00171280	000730	00180054	000757	00188828
000702	00171661	000731	00180435	000760	00189209
.000703	00172043	000732	00180817	000761	00189590
.000704	00172424	.000733	00181198	000762	00189972
000705	00172806	000734	00181580	000763	00190353
.000706	00173187	000735	00181961	000764	00190735
.000707	.00173569	000736	00182343	000765	00191116
000701	00173950	000737	00182724	.000766	00191498
000711	00174332	000740	00183105	000767	00191879
000712	00174713	000741	00183487	000770	00192261
.000713	00175095	000742	00183868	000771	.00192642
000714	00175476	000743	00184250	000772	00193024
000715	00175858	000744	00184631	000773	00193405
000716	00176239	000745	00185013	000774	00193787
.000717	00176620	000746	00185394	000775	00194165
000720	00177002	000747	00185776	000776	00194550
000721	00177383	000750	00186157	000777	00194931
000722	00177765	.000751	00186539		

TABLE A-6a Hexadecimal Addition Yearle.

								-								
	1	2	3	4.	5	, f,	7	8	Ŋ	Ą	В	(	1)	ſ	i	
1	2	3	4	5	6	7	8	9	\	B	(	1)	I	ł	10	1
2	3	4	5	6	7	, 8	9	A	В	C	D	ŧ	ŀ	10	11	2
3	4	5	6	7	8	9	Λ	В	С	D	E	ŀ	10	11	12	3
4	5	6	7	8	9	A	В	С	D	E	F	10	11	12	13	1
5	6	7	8	9	A	В	С	D	Ε	F	10	11	12	12	14	-
6	7	8	9	Α	В	С	D	E	F	10	11	12	11	1.1	15	6
7	8	9	A	В	С	D	E	F	10	11	12	13	14	15	16	7
8	9	Ą	В	С	D	E	F	10	11	12	13	14	ر:	16	17	9
9	Α	В	C	D	E	F	10	11	12	13	14	15	ıć	17	18	9
A	В	С	D	E	F	10	11	12	13	14	15	15	17	12	- 9	٨
В	С	D	E	F	10	11	12	13	14	15	16	17	18	11	. 4	13
С	D	Ε	F	10	11	12	13	14	15	16	17	١٢	10	>	ıĐ.	C
D	£	F	10	11	12	13	14	15	16	17	18	19	: 1	1 13	16	D
Ε	F	10	11	!?	13	i-1	15	ló	17	18	19	1 :4	(-)	11	1 `	
F	10	1!	12	13	1.4	15	16	17	18	19	1.\	16	10	115		, -
	ı	2	3	4	5	6	7	8	9	A	В	C	9	1 1	1	

	1 .	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
1	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	1
2	2	4	6	8	A	C	E	10	12	14	16	18	1A	1C	ΙE	2
3	3	6	9	C	F	12	15	18	1B	1E	21	24	27	2A	2D	3
7	4	8	С	10	14	18	1C	20	24	28	2C	30	34	38	3C	4
5	5	Α	F	14	19	1 E	23	28	2D	32	37	3C	41	46	4B	5
6	6	С	12	13	ΙE	24	2A	30	36	3C	42	48	4E	54	5A	6
7	7	E	15	10	23	2A	31	38	3F	46	4D	54	5B	62	69	7
8	8	10	18	20	28	30	38	40	48	50	58	60	68	70	78	8
9	9	12	1B	24	2D	36	3F	48	51	5A	63	6C	75	7E	87	9
Α	A	14	1E	28	32	3C	46	50	5A	64	6E	78	82	8C	96	A
В	В	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	<b>A</b> 5	В
С	С	18	24	30	3C	48	54	60	6C	78	84	90	9C	<b>A</b> 8	B4	С
D	D	14	27	34	41	4E	5B	68	75	82	SF	9C	A9	В6	C3	D
E.	E	1C	2A	38	46	54	62	70	7E	8C	9A	A8	В6	C4	D2	E
F	F	1E	2D	3 <b>C</b>	4B	5A	69	78	87	96	A5	B4	C3	D2	Ei	F
- Panda	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

TABLE A-7. Teletype\* Code

Even	7-bit	1	
parity bit	octal code	Character	Remarks
0	000	NUL	Null, tape feed Repeats on Model 37. Contribute P on Model 33 and 35
1	<b>0</b> 01	SOH	Start of heading, also SOM, start of messag
1	002	STX	Start of text, also EOA and of address Control
0	003	ETX	
1	004	EOT	End of transmission (END), shuts off TW machines Control D
0	005	ENQ	Enquiry (ENQRY), also WRU, "Who are you Triggers identification ("Here is ") at reme station if so equipped Control E
0	<b>0</b> 06	ACK	Acknowledge, also RU, "Are you . ?" Contr.
3	007	BEL	Rings the bell Control G
i	010	BS	Backspace, also FEO, format effector Backspace some machines Repeats on Model 37 Contr. H on Model 33 and 35.
0 1	011	HT	Horizontal tab Control I on Model 33 and 35
0	012	LF	Line feed or line space (NEW LINE), advan- paper to next line Repeats on Model 3
ı	<b>G</b> 13	VT	Duplicated by control J on Model 33 and 35 Vertical tab (VTAB) Control K on Model 33 ar 35.
0	014	FF	1 50 6 3 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
1	015	CR	Carriage return to beginning of line Control on Model 33 and 35
i į	016	SO	Shift out, changes ribbon color to red Control !
0	017	SI	Shift in changes ribbon color to black Control (
1 1	020	DLE	Data link escape Control P (DCO)
0	021	DCI	Device control 1, turns transmitter (reader) of Control Q (X ON).
0	022	DC2	Device control 2, turns punch or auxiliary of Control R (TAPE, AUX ON)
1	023	DC3	Device control 3, turns transmitter (reader) of Control S (X OFF)
0	024	DC4	Device control 4, turns punch or auxiliary of Control I (AUX OFF)
1	025	NAK	Negative acknowledge, also ERR, error Conti.
0	026	SYN	Synchronous idle (SYNC) Control V
0	027	ETB	End of transmission block, also LEM, logical end of medium. Control W
1	030	CAN	Cancel (CANCL) Control X
- 1	031	EM	End of medium Control Y
i	032	SUB	Substitute Control Z
0	033	ESC	Escape pinfo. This code is also generated be control shift K on Model 33 and 35
0	034	FS	File separation Control shift Lon Model 33 and 33
o	035	GS	Group suparator control shift M on Model 3 and 35
1	036	RS	Record separator. Control shift N on Model 3 and 35
i	037	US	Unit separator. Control shift O on Model 3 and 35
ó	040	SP	Space
0	041	,	
· ·	U4.4		

<sup>&</sup>lt;sup>6</sup> Teletype is a registered trademark of the Teletype Corporation

TABLE A-7. Teletype Code (Construed)

Even parity bit	7-bit octal code	Character	Even parity bit	7-bit octal code		Character
1	043	#	0	116	N	
6	044	# \$	1	117	0	
I	045	0	0	120	P	
1	046	&	<u> </u>	121	Q	
0	047	,	] 1	122	R	
0	050	(	0	123	S	
1	051	)	]] 1	124	T	
1 .	052	*	0	125	U	
0	053	+	0	126	V	
1	054	,	<b>}</b> } 1	127	W	
0	055	-	1	130	X	
0	056		0	131	Y	
3	057	/	0	132	Z	
0	060	0	[[ t	133	[	Shift K on Model 33 and 35
1	061	ı	0	134	1	Shift L on Model 33 and 35
1	062	2 3 4	] ]	135	]	Shift M on Model 33 and 3:
0	063	3	1	136	Ť	
1	064	4	0	137	<b>-</b>	
0	065	5 6	0	140	,	
0	066	6	1	141	a	
1	067	7	1	142	b	
1	070	8 9	0	143	١	
0	071	9	1	144	đ	
0	072	Í	0	145	e	
1	073		0	146	f	
0	074	<	1	147	g	
1	075 076	=	0	150 151	h	
1	078	> ?	0	152	1	
1	100	C	1	153	J k	
0	101	Ā	Ó	154	ì	
0	102	B	1	155	m	
1	103	Č	}  ;	156	n	
ó	104	ā	ó	157	0	
i	104	E	ll i	160	p	
ì	106	F	Ö	151		
0	107	G	0	162	4	
Ű	110	Н	1	163	s	
1	111	J.	i	164	t	
i	112	j	i	165	u	
6.	113	K		166		
1	114	Ĺ	0	167	u	
0	115	N.	il č	170	X	

TABLL A-7. Teletype Code (Continued)

Even parity bit	7-bit ocial code	Character	Remarks						
1	171	V							
t	172	ž							
0	173	{							
1	174	ì							
0	175	t i							
0	176	~	On early versions of the Model 33 and 35 this						
	177	DFL	code may be generated by either the ALT MODE or ESC key Delete, rub out Repeats on Model 37						
n a ca			Keys that generate no codes						
REPT		Model 33	and 35 only causes any other key that is struck to						
DADED AD	WANCE		continuously until RFPT is released						
PAPER AD LOCAL RE			local line feed.						
LOCAL RE	TORN		local carriage return						
LOC CR			and 35 local line feed						
INTERRUP	T BELVE		and 35 local carriage return						
IIII KKUI	I, DREAK	characte	e line (machine sends a continuous strong of mun						
PROCELD,	BRK RLS								
HERF IS		Break release (not applicable) Transmits predetermined 20-character nics ago							

 $\rightarrow$ , -., = .X, x also repeat on Model 37

TABLE A-8. Teletype\* Paper-tape Code.

TI-HOLE PUNC	าหรถะ	ΜΔ	ak = 1 8:T				MΩ	ST	· S	GNIF	IC V	NT	BIT	
O = NO HOLE P					NT					IGNI				
DI-140 HOL. 1	DIVOIN		31 402	0.0	,,,					5 4				
	(a)	×	SPACE	1	NULL (IDLE)	,	Ö	_	Ö	00		3		-
h	A	*	SPACE	*	START OF MESSAGE	-	$\vdash$		_	<u> </u>		+-+	<u></u>	-
<b></b>			<del></del>	4 ' '	END OF ADDRESS (EOA)		$\vdash$			010		<del></del>	0 0	
<u>'</u>	B			<b>*</b>			H	<u> </u>	-	0 0	+ -	+	0 0	4
ļ	3		#	×	END OF MESSAGE (EOM)					0 0	+-	+	0 C	-4
<u> </u>	- 0		\$	j*	END OF TRANSMISSION (EOT)		Н	-	-	010	-	<del>1</del> +	힞호	_
	<u> </u>		%	<b> </b> *	WHO ARE YOU (WRU)		H	<u> </u>		0 0			0 0	4
<del> </del>	F		<u>8</u>	*			-			0 0		++	0 0	-
<b>}</b>	G		<del> </del>	<b>*</b>	BELL		-			0 0		+ $-$	0 0	⊸.
	14			]*	FORMAT EFFECTOR			_	-	0 6	+	+	00	4
	I I		<del></del>	*	HORIZONTAL TAB			L	-	0 6		++	0 0	
ļ	J		*	*	LINE FEED		⊢		<u> </u>	0 6		<del>† -                                   </del>	0 0	-
	K			*	VERTICAL TAB		<u></u>	-	-	0 0	-	++	9 0	-4
	<u> </u>		<u></u>	-	FORM FEED		┕	<u> </u>	_	0 6	<del></del> -	+-+	0 0	÷
	M		<u> </u>	4	CARRIAGE RETURN		<u> </u>	<u> </u>	ļ.,	0 6		C		-1
<u></u>	N			4	SHIFT OUT		<u> </u>	_		0 6	_	6		٦.
ļ	0			-	SHIFT IN		┡	<del> </del>	<u> </u>	0 €	-	+-+	0 8	-{
<u> </u>	Р		10	-	DCO		ļ	<u> </u>	_	0		0		٠.
<u> </u>	Q		1	4	READER ON		L	_	L.	9 0	+	+-+	0 0	-
	R		2	1	TAPE (AUX ON)		_	L	_	0 0		++	0 0	<b>⊸</b> i
	S		3	.]	READER OFF		_	L.		0	)	0	0 0	
	T		4	_	(AUX OFF)		L	L		0	上	0	0 0	
	U		<u> </u>	]	ERROR		L_	L.	L	0 C	1	0	0 0	4
	V		6	7	SYNCHRONOUS IDLE		Γ	Γ	! -	0		0	0 0	ī
	W		7	7	LOGICAL END OF MEDIA				1	<b>0</b>	)T	0	0 0	
	X		8	7	SO		Г	Γ	Г	0 0	,	0	0 0	П
	Y		9	7	Si		$\vdash$	<b>†</b>		0 6	5	0	Olo	,
	Z		:	1	S2			1	_	0 (	,	0	0 0	ī.
1		×	,	1	S3		Г	Γ	1-	9 6	•	0	0 6	ij.
ACK		×		1*	S4		-	t	Г	0 6	3	0	00	1
A.T. MODE	1	*	=	¥4	S5		H	i	-	0	,	0	00	1
7	<del></del>	} <del>\</del>	>	×	56		1	╁	-	0 6		0		
ह हु छ। र	-	¥	7	  *	\$7			<del>                                     </del>	-	6 0	5	10	0 0	1
	<u></u>	•		٠٠ ــ			L	٠	L	<u></u>		ئــــــــــــــــــــــــــــــــــــــ		ق
Ţ	Ţ		Ţ				_	~~		<b>~</b>		~-		_
	}		1		i i		_			<b></b>		<u> </u>		_
1	- 1		(		NON-TYPING			τ-	_					
			1		<u> </u>	->-	0	0	0	<del></del>	AM			
i			<b>L</b>			-	0	+-	C	<del></del>	AM	<u> </u>		_
NON-TY	L YPING						C	+-	10	·	AM			_
1110	. ,					>-	Ç	0	0	S	ДМ	<u>E</u>		_]
w deinated w	ITH S	115	TKEY											

<sup>\*</sup> Teletype is a registered trademark of the Teletype Corporation

TABLE A-9. ASCII, Teletypewriter/Hexadecimal Conversion Table.

Teletype-writer-tape channels 1, 2 ..., 7 correspond to bits 0 (LSB), 1, 2, ..., 6 of a character byte, channel 8 or bit 7 represents the parity bit. The unassigned codes are used optionally for lowercase letters.

HÉX (	MSD)			>	8	9	A	R	С	D	F	' F
(LSD)	~			8		DE	PENDS U	PON	I PA	RIT	Υ	,
Į	Tape	pewrit		7	3	0	0	0	1	1	1	ı
	Chan	nels		6	0	0	1	1	0	0	1	ı
•	1		5	0	1	0	1	0	1	0	ı	
i N	4	3	2	í								
ø	0	0	n	0	NULL	DC <sub>0</sub>	SPACE	0	@	P		
î	0	6	0	1	SUM	X-ON	!	1	Α	Q		
2	0	0	1	0	EOA	TAPE ON	7	2	В	R		
3	0	ŋ	i	1	EOM	X-OFF	#	3	С	s		
4	0	1	0	0	EOT	TAPE OFF	\$	4	D	T		
5	0	1	0	i	WRU	ERR	%	5	E	U		
6	0	i	1	0	RU	SYNC	&	6	F	V		
7	0	1	1	1	BELL	LEM	,	7	G	W		
8	1	0	0	0	FEo	So	(	8	H	х		
9	1	0	0	1	HT/SK	Si	)	9	i	Y		
A	1	0	1	0	LF	S2	*		J	Z		
В	ı	0	1	i	VT	S <sub>3</sub>	+	,	K	[		
С	i	1	0	0	FF	S₄	,	<	L	١		АСК
ט	1	1	ŋ	1	CR	S <sub>5</sub>		=	M	1		ALT MODE
F	1	1	1	0	so	S.		>	N	Ť		ESC
F	1	1	1	1	SI	S-	/	 	0	4-		DLL

TABLE A-10. ASCII Card-Code Conversion Table.

	ASCII code	7-bit ASCII code	Card code	Graphic	8-bit ASCII code	7-bit ASCII code	Card code
SPACE ! # \$ %&	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD B1 B2 B3 B4 B5 B6 B7 B8 BB BB BB BB BB BB BB BB BB BB BB BB	20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3E 3D 3C 3C 3C 3C 3C 3C 3C 3C 3C 3C 3C 3C 3C	0-8-2 12-8-7 8-7 8-7 8-3 11-8-3 0-8-4 12 8-5 12-8-5 11-8-5 11-8-6 0-8-3 11 12-8-3 0-1 0 12-8-3 0-1 0 12-8-3 0-1 0 12-8-3 0-1 0 12-8-3 0-1 0 12-8-3 0-1 0-1 0-1 0-1 0-1 0-1 0-1 0-1 0-1 0-1	@ABCDEFGHIJKLMNOPQRSTUVWXYZL/];	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DD DD DC DD DD DD DD DD DD DD DD	40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 57 58 59 58 50 57 58 59 57 58 59 57 58 59 59 59 59 59 59 59 59 59 59 59 59 59	8-4 12-1 12-2 12-3 12-4 12-5 12-6 12-7 12-8 12-9 14-1 11-2 11-3 11-4 11-5 11-6 11-7 11-8 11-9 0-2 0-3 0-4 0-5 0-6 0-7 0-8 0-9 12-8-2 11-8-1 11-8-2 11-8-7 0 8-5

TABLE A-H. 7-bit and 6 bit "Trimmed" ASCH Codes.

Printing character	7-bit ASCII	6-bit trimmed ASCII	Printing character	7-bit ASCII	fri pinod ASCII
@ A B C D E F G H I J K L M N O P Q R S T U V W X Y Y Z [* \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	100 101 102 103 104 105 106 107 110 111 112 113 114 115 116 117 120 121 122 123 124 125 126 127 130 131 132 133 134 155 136 137 000 011 012 013 014 015 177	00 01 02 03 04 05 06 07 10 11 12 13 14 15 16 17 20 21 22 23 24 25 26 27 30 31 32 33 34 35 36 37	(Space)  # \$ % &	040 041 042 043 044 045 046 047 050 051 052 053 055 055 056 061 062 063 064 076 076 077 070 077	40 41 42 43 445 45 50 51 52 53 54 55 57 60 62 63 64 65 77 77 77 77

# INDEX

References in the index are to section numbers, not page numbers. Note that section numbers are displayed at the top of text pages for convenient reference.

Absolute address, 4-18 Access time, 1-11 Accumulator, 1-9 ADC (analog-to-digital converters), Table 5-2 (part F) Add-to-memory technique, 5-22 7-4 Address counter, 5-19, 5-23 Addressing modes. 2-7 Aerospace applications, 7-1 Alphanumeric display, 7-9 ALU (arithmeric/logic unit), 1-9 2-3 Amplitude-distribution analyzer, 5-21 7-3, Analog-to-digital converter, Table 5-2 (part F) AND gate 1-6 Argument of macro, 4-21 of subroutine, 4-13, 4 17 Arithmetic logic unit, 1-0 2-3 Arming of individual interript, 5-12 Array, 4-9, 4-10 ASCII code, 1-1, 1-4, 3-3, 7-14 Appendix Tables A-9 to A-11 Assembler 3-5, 4-1 to 4-6 Asyn bronous data transmission, 7-14 Asynchronous input 'output' 5-5 Autodecrement addressing 6.7 Autoincrement addressing 6-7

Autoindexing. 2-7 Automatic test, 7-5 Automotive applications 7-1 Averaging, 5-22

Background program, 7-3 BASIC, 3-5, 3-8 7-16 use of, with instrumentation systems 7-3 Batch processing, 3-13 BCD (binary-coded decimal) number 1-2 Biased exponent, 1-10 Binary code, 1-3, 1-4 Binary-coded decimal number 1-4 Binary fraction 1-1 Binary machine language 4-1 Binary number, 1-4 Binary variable, 1-3 Bit. 1-3 Block-diagram language 4-22 Block transfer, 5 (9) Politique circle 14 Boolean algebra, 1-6 Boolean function, 16 Bootstrap loader, 34 automatic, 2-15 Branching with program switch, 4-11 Branching instructions 2-11, 4-8 Breakpoint, 3-17

Buffer in memory, 3-10 5-27 Buffer management, 5-31 Buffer register, 5-3 Bus 2-3, 5-1 5-25, 6-6 to 6-12, 6-15 Business data acquisition, 7-7 Byte, 1-4, 1-5 Byte addressing, 2-13, 6-7 Byte manipulation, 2-13, 6-7 Cable delay, 5-6 Calling sequence, 4-14 CAMAC system, 7-3 Carry flag, 1-9, 2-8, 2-10, 4-11 Carry lookahead, 1-9 Cassette/cartridge systems, 3-10 Cathode-ray-tube display, 3-14, 7-8 to 7-12 Cathode-ray-tube/keyboard, 3-14 Chaining, 3-10, 3-11, 4-10 Character, 1-4 Character generator, 7-10 Characteristic, 1-10 Clear-and-strobe transfer, 5-3 Clock, Table 5-2 (part D) Code conversion, 7-14 Coincident-current selection, 1-12 Command pulse, 5-2 Comments, 4-7 Communications processor, 7-14 Compiler, 3-5 Compiler options, 3-11 Complement, 1-5 Concentrator, 7-14 Conditional assembly, 4-23 Conditional branching, 2-11 Continuous-system simulation, 7-17 Contouring control, 7-2 Control of experiments, 7-3 Control bit 5? Control character, 1-4, 3-3 Control logic, 2-3, 6-13 Control memory, 6-13 Control panel, 3-1 Control register, 5-4 in display, 7-9, 7-10 Consersational computing (see Interpreter, Time sharing) Copying program 341 Core memory, 1-12 Correlation facetton, 7-3, 7-4 Ck f (esthode-ray tube), 7 to 7-8 to 7-12 Current address cooner 200, 5.23 Current-location reference, 4.3. Current paper 2.7 Cycle stealing, 5-17 Cycle/time, 1-11

Brightening, 7-8

DAC (digital-to-analog converter), 7-8, 7-9 Table 5-2 (part A) Daisy chain, 5-1, 5-25 DARE (differential analyzer replacement), 7-17 Data acquisition, 7-7 Data channel, 5-19 Data format, 1-5 Data General Corp., 1-1, 1-2, 1-10, 6-3, 64, 65 Data path, 1-5, 2-4 (Sec also Bus) Data processing, 7-4 Data set, 7-14 Data-set coupler, 7-14 Data structures, 2-7, 4-9, 4-10 Data types in assembly language, 4-5 Debugging program, 3-17 DEC (see Digital Equipment Corp.) Decoding gate, 1-6 (See also Device selector) Deconcentrator, 7-14 DECtape, 3-3, 3-10 DECwriter, 3-3 Delimiter, 4-2 Dertouzos line-segment generation technique, 7-9 Desk calculator, 7-16 Destination address, 6-9 Destination time, 6-9 Device address, 5-2 Device assignment, 3-12, 5-31 Device driver, 5-30, 5-31 Device flag, 5-8 Device-independent programming, 3-12. 5-31 Device number, 3-12, 5-31 Device selector, 5-2, 5-7 DIBOL, 7-3 Differential-signal receiver, 5-26 Digital-to analog converter, 7-8, 7-9 Table 5-2 (part E) Digital Control Systems, 7-2 Digital Equipment Corp (DEC): FPP-12, 6-2, 7-3 PDP-8 series, 1-5, 3-3 6-2, 7-3 PDP-9/15, 1-5, 3-3, 5-12 5-18, 6-4, 7-17 Papad, 64 66 to 6-11 PDP-17, 62, 7-3 Digital variable, 43 Direct addressing, 3-7 Direct a tmor, access (FMA) 8-17 to 5-23, 7-1 7-10 Direct numerical departed 7-7 Directory who 3-10 3-12 Disarrang of their is a interrupt. 5-12

Disk. 3-9 to 3-15 Table 5-2 (part C) Display file, 7-11 Display picking, 4-11, 7-9 Display processor, 7-10 Division 1-9 1-10, 2-8, 2-14 DMA (see Direct memory access) Double-buftered data transfer, 5.3. Double precision, 1-5, 1-8, 2-14 addition program, 4-11 in assembly language, 45 Double-word addressing, 2.7 Drafting system 7-2 Driver, 5-30, 5-31 Dual environment, 6-2 Dummy argument, 4-21 Duplex transmission, 7-14 Dynamic memory, 1-13.

E format, 1-10 EBDIC code, 1-4 Editor program, 3 16, 7-19 Effective address, 2-7 Emulation. by macros 4-22 by microprogramming, 6-13 End-of-frie 3-10, 3-12 Error message, 3-6, 3-11, 4-2, 4-5 **FSONE** committee, 7-3 Even parity, 14 Evoked response, 7-4 Excess-3 code, 1-4 ENECUTE phase, 2-1, 2-7 Executive program (see Operating system) Experiments, control of, 7-3 Exponent, 1-10 Fried, 1-10 Expression symbolic, 4-3 Extend flip-flop (see Carry flag) External reference, 3-5, 3-6, 4-17, 4-19

Fast Fourier transform, 6-13, 7-4
FETCH evolv, 2-4
Field in assembly language, 4.2
Field delimiter, 4.2
Field delimiter, 4.2
Field delimiter, 3-12
Field delimiter, 3-13
Field delimiter, 3-14
Field delimiter, 3-17

Flip-flop 1 6 flag (see Flag Pop-flop) Floating-point arithmetic, 1-8, 1-10 hardware, 6-2, 6-12 microprogrammed, 6 13, 6 14 Floating-point number in assembly language, 4-5 Flow chart, 4-8 FOCAL, 3-5, 3-8, 7-3 Foreground/background programming 3-15, 7-3, 7-15 Formatted tape, 3-10 Formatting, 5-27 to 5-29, 7-14 FORTRAN compiling with keyboard operating system, 3-11 FORTRAN computation, 3-7 Fourier analyzer, 7-3 Frequency multiplexing, 7-14 Front end, 713 Full-adder, 1-9 Full-duplex transmission, 7-11 Function generation, 7-16.

Gate, 1-6
General Automa\*ica, Inc., 6-2, 6 1-7-6
Graphic display, 7-8 to 7-12
Gray code, 1-1
GRI Computer Corp., 6-12
GRI-909 System, 6-12
Ground system, 5-26

Malf-adder, 1-9
Half-duplex transmission, 7-14
HALT, 2-11
Hand-shaking (see Asymptomics input output)
Handler (see Device driver)
Hewlett-Packard Corp
Model 2100, 3-10, 6-14
Model 2114/16 -6-14, 7-3
Hexadecimal number, 1-4
in assembly language, 4-5
conversion table. Appendix Table A-9
Honeywell, Inc., 7-3, 7-6, 7-7
Hybrid analog, digital computation, 7-18

IBM (see International Business Maclanes Corp.)
IBM card 3-4
IBM-compatible tape, 3-10
IBM Selectric typewriter, 3-3
Immediate addressing, 2-7, 4-1
Incremental control, 7-2
Incremental data, 5-5

Incrementate play, 7-9 Incremental-tipe system 3-10 IND AC language, 7-3 Index rouster, 27, 4-9 as stack pointer 4.16 use of, for subroutice progr. maung. 4-13. Indicator lights, 2-15 3-1 Indirect addressing 27 Input/output bus, hardware, 5-25 Input/output control system (IOCS) 3-12. 5-31 input/output instruction 2-12, 5-2 input/output macro 5-31 input/output processor 7-13 Input/output programming 5-27 to 5.32 Input/output routine, microprogrammed 6-13 Instruction format, 2-5 6-7 Instruction register, 2-3 Instruction set, 2-1, 2-5 Instruction word 1-2 Instrumentation applications 7-3 Interdata, Inc. 1-10 Model 1, 3 10, 5-7, 6-1 Models 3, 4, 5, 70, and 80, 613, 5-14, 713 Interface caras. 5-24 International Business Machines Corp., 6-1 Model 1130 7-6 Model 1800, 7-6 System /7, 76 interpolation program, 4-11 Interpreter, 3-5, 3-8, 7-3 interprocessor buffer, 6-12 Interrupt masking, 5-12 interrupt-service routine, 4-16 5-9 to 5-16 recutrant, 4-16, 6-10 Interrupt system, 5-9 to 5-16 savetrer, 1-6 1/O Lus, hardwere, 5-27 1/O instruction, 2 12, 5-2 10 pulse, 5-2 \*Gus Impo\*/output control sistem), 3 12 5-31 Lugar agter 3-3 101 11 117 45 5 91.349 mr 52 marc 1 F . 1 - 1 1 . and the english of · 1 11 1/2 4 1

Latency 5-16 Least significant bit, 1-4 Library routine, 3-6 LIFO (last-in-first-out) list (see Stack) Light button, 7-12 Light pen, 7-12 LINC, 7-3 LINC tape, 3 10. LINE /LOCAL switch, 3-3 Line printer 3-14 Link (see Carry flag) Linked list, 4 10 Linking loader, 3-6, 3-11, 4-17, 4-19 List 4-10 List processing of picture elements, 7-11 Listing, 4-2 Literal, 4-4 Load and go, 3-11 Loader, bootstrap. 34 (See also Linking loader) Location reference 4-3 Location-tag field 4-2 Lockhaed MAC, 6-1 Logic operations, 1-t 2-8 Logic optimization 1-6 Logic switch, 1-6 Loop, 4-9 LSB (least significant bit). I-1 Machine language 4-1

INDIA

Macro, 4-21 to 4-24 Macroassembler, 4-21 to 4-24 Magnetic disk (see Disk) Magnetic diu.n. Table 5-2 (part C) Magnetic tape, 3-9, 3 10 Table 5-2 (part C) Menagement information system, 7-6 7-7 Mantissa 1 10 Manufacturing applications 7-1 7-6 Malking (see Inter-upt masking) Materials and ling apprearious 7-1 Ala air operations tree BASIC) \* femony address register 1-11, 2-3, 5-17 Memory butter reas for 7-11, 2-3 Memory cycle, 1-11 24 fromory dura tegral 111, 2-3 Mer ory-necessor (technique, 5-21) Monier, map 43 Monor bolizers 213 A' or only reference inclination. 2-5 Memory Computation 5.9 6-14 5 m, 7 E Miros outil for any 2 + 13 Microsoftenstein, 643 Micropperative 24 2-7 C Mr. Com at pursue 2-14 6-13 6 1, 7 1

William of litter definition of, 1-2 vers is large computer, 1-2 Modem 7-4 Modulitor/demodulator 7-14 Modulo-two agreet 1-6 Moment user Operating a stemi MOSEL Emoriore 1-13 Most significant bit, 1-4 Mctorola, Inc., 6-2 Mouse, 7 12 MQ register, 6-2 MSB (most significant bit), 1-4 Multiplexing, 7 14 Multiplication 1-9, 1-10 2-8, 2 14 Multiply defined symbol 42 Multiport memory 6-11 Multiprocessor, 6-11, 6-12, 7-15

NAND gate 1-6 NDRO (notinestructive readout), 1-13 Nesting of macros, 4-24 of subroutines, 4-15 NO OPERATION, 2-11 Noise on bus lines, 5-26 Nondastructive readout, 1-13 NOR gate, 1-6 Normalized form, 1-10 NOVA (see Data General Corp.) Numerical control 7-2

Object tape, 3-5 Octai code, programming, 4-1 Octal debugger 3-17 Octal numiver 11 conversion tables. Appendix Tables A-3, A-5 Odd parity 1-4 OEM (original-equipment manufacturer), 3.1 OLERT, 7-3 OMNIBUS, 6-2 Ones complement code "-1 authmena 8-9 Obstand-precision registes (p-1) tipe and ession 3-11 12.1 trote 3-13 Decration code bits 37 Old \_m = 16 Ongrad-equipment manufacturer (OEM) Giran, It to Fill se ilun theck program 4 11 ( ) above him 48, 49, 29, 230, 344

Overlapped memories, 1-12, 69 Overlay 3-11 4-10

Packing routine 4-11

Page 0 2-7 Page register 2.7 Paper-tape code 34 Paper tape operation 3-4 3-9, 316 Paper-tape reader purch, 3-3 3-10. 7-9 Table 5-2 (pert A) Paratiel representation 1-3 Parallel-serial conversion 5-5 Parity checking 1-4, 2-15, 3-10 Party-line bus, 5-1, 5-25 Pattern command, 7-2 Periodic-signal enhancement, 5-22 Peripheral device, 1-2 Peripheral-interchange program, 3-11 Peripheral processor, 7-13, 7-15 Piated-wire memory 1-13 Plotici, 7-9 Point-to-point control, 7-2 Pointer, 2-7 Pop, 4-16 Postincrementing 6-8 6-10 Postindexing, 2-7, 4-1-1 6-4 Power failure protection, 1-13, 2-15 Power-system applications, 7.1 Predecrementing 6-8, 6-10 Preindexing, 2-7 Priority. dynamic reallocation 5-14 of interrupt, 5-10 to 5-15 Priority-arbitration circuits, 5-14 Priority phase 7-3 Procedural language 4-22 Process control 7-2 Processor stack pointer, 6-6, 68 6-10 Processor status word, 6-10 Program, definition of 2-1 Program counter, 2-3 6-6 6-7 Program linkage (see Linking loader) Program loop 4-9 Program swich 11; Pro tram o inslation 3.5 Programm dare continue 5-1 to 5-8 2 A C 21 41 1 C 221 8-21 Punched-and code 3-1 Push 4-10 4-16 Pushdown list 4-10, 68 6-10

QUICKPOINT language 72

Raytheon 706 5-12 Read-only men ory (ROV) 1 = 2-15 6-13 (See also Microprogram - 27 Real-time clock Table 5-2 fir D Real-time operating system 3/2 Real-time operation 1-1 Recognition gate, 1-6 Recursive macro call 4-21 Recursive substitute 4-15 4-15 Reentrant programming 6-13 Reentrant subroutine, 4-16 Reflected code 1-4 Refresh memory, 7-8 Refresh operation 1-13 Relative addressing 2-7 6-Relay control of, 5-4 Relocatable code, 3-6 4-17, 6-Relocation, 4-17, 4-18 Remainder, 1-9, 2-14 Repeat operator, 4-6 Request/grant logic for DMA system, 5-18 for interrupts 5-13 Reserving storage 4-5 Resident executive 3-11 3-11 Resident monitor 3 11 3-12 Return jump 4-12 to 4-16 ROM (see Read-only metter Rotate/shift operations. 2-1? Rotation of display, 7-11 Roundoff 1-5 Ruggedized computer, 7-6

Scale factor 1-8 Schottky-claimped TTL 69 Scratchpad niemor, 1-11 Select bit 5-2 Senaconductor memory 1-11 6 + 6-15 Sense-line operation 5-8 Surse switch 3-1, 5-8 Sequencine 71 Sequential machine 1-7 Serial data representation 10, 5-5, 7-14. Sunal-parallul conversion for Servo plotter 79 Shielding, 5.26 Shift it lister 3-5 7-14 Shifting, 19 2-10 2-1 Signed temagnitists node 14 Signal averaging 7--Sim rider transplacement . To 5 (91,00) 1-1 7-17 Small ronlaine 2 Smill who has 27 Sing chain of 512

Skip instruction, 2-11 4-8 Snap, 7-3 Source address, 6-9 Source program 3.5 Source tape, 3-5 Source time, 6-9 Specifications range of 6-1 Stack, 4-10, 6-8, 6-10 for reentrant programming 4-16 Stack operations, microprogrammed, 6-13 Stack pointer 6-6, 6-8, 6-10 Start bit, 7-14 State variable, 1-7, 7-17 Status word, 6-10 Stop bit, 7-14 Storage tube, 7-8 String processing (see BASIC) "Stripped" minicorriputer, 7-6 Subdevice bit, 5-2 Subroutine, 4-12 to 4-16 Supermarket checkout, 7-17 SUPERNOV A (see Data General Corp.) Supervisory computer, 7-6 Switch register, 3-1 Symbol table, 4-2 Symbolic assembly language, 4-2 Symbolic expression, 4-3 Synchronous data transmission, 7-14 Synchronous ingue output, 5-6 System generation 3/12

Table lookup, 2-7, 4-11 Tablet, 7-12 Tag, 4-2 Teleprinter 3-3 Teletype Corp., 3-3 Test system, 7-5 Text manapulation 3 16 (Sec and BASIC) Time-division multiplexing, 7-14 Time sharing 1-2 3-15, 7-15 Timing of I/O operations, \$-6-5-13 Tiraing track, 3-10 Title of a program, 4-7 Tracking pattern, figh, pen with, 7-12 Trans andao- 717 Trap add uss 5-10, 5-15 Truncation, 15 Truth which 1-6 Two-radies, in traction 6-7 INO post or me a fill The Anna the 12 67 7700 CC 1 110, 14 a William or I i 23,74 Settle + 4 . 1

Undefined symbol 4-2 UNIBUS, 6-6, 6-11

Varian Data Machines Model 520/1, 6-1 620 series 1-2 5-7, 6-13 620/L, 5-7, 6-3 6-4 Model 73, 6-13 6-14 Vector enclution, 7-9

Word counter 5:19 5:23 Word length choice, 1-5, 6:1-6 3 Writeble control store, 6:13

XOR. 1-6

l 12.		••	. ,			
PEOHA <sup>®</sup> .	HORA	TEMA	. FON STE	LUGAE	ECRAS	TELEFON
59\XI		INTRODUCCION	MARCIAL POSTILLA R.	CION CONTINUA CENTRO DE EDUCA-	2, ·	548-99-5
26/XI	. ,	AR-,UITECIURA	MARCIAL FORTILLA R.	CENTRO DE EDUCA- CION CONTINUA	Ţŕ	548-99-58
27/XI		E/S DE MINICOMPUTADO- RÁS	MARCIAL PORTILLA R.	CENTRO DE EDUCA- CION CONTINUA	2	548-99-58
27/ XI		IN THIRUPCIONES	ADOLFO GUZMAN A.	CENTRO DE EDUCA- CION CONTINUA	2	548-65-00 ext. 420
27/XI	•	DMA	ADOLFO GUZMAN A.	CION CONTINUA .	2	548-65-00 ext. 420
3/XII	17:00-21:00	PAGINACION	RAYMUNDO DEGOVIA	CENTRO DE EDUCA- CION CONTINUA	4	548-65-00 ext, 420
3/XII		SOFFARE	RAYMUNDO DEGOVIA	CION CONTRIBUY CEN 10 DE REDUCA-		
3/XII		SIST. OPDRATIVO EN - PILETPO REAL	RAYUNDO BEGOVIA	CENTRO DE LDUCA- CION CONTENA		
4/XII	9:00-13:00	PPOBLETTS GETTERALES DE APLICACION EN JIST. DE CONTROL EN TITTE REAL	VICTOR GEREZ G.	FACULIAD DE INGLIELL RIA	4 .	548-99-53
4÷/XXI	14:30-16:30	APIJCACION SIGTEMA EN TIEMO REAL (REXIAC)	ALBERTO TUBILLA	I. I. M. A. B.	2	550-52-15 ext. 4587 548-54-65
4/XII	16:30-18:30	APLICACION DE MINICOMY TADORAS	JORGH GIL M.	I. I. M. A. S.	. 2	548-33-60
)/XII	17:00-21:00	CRITORIO DE JELEOCTON DE UNA MINICOMPUTADORA	ADOLFO GUZTAN A.	CINTRO DE LIDUCA- CION CONTITUAT	<i>L</i> }-	548-65-00 ext。 420 548-99-58
						4



# DIRECTOR DE ASISTENTES : ELRSO DE APITICACION DE MINICOMPUTADORAS 1 36 Y 27 DE NOVIEMBRE 2,4,10Y 11 DE DICTEMBRE DE 1976 )

# NOMIRE Y DIRECCION

1. ING. ARMANDO MALDONADO T.
Compeche 429-5
Col. Condesa
México 11, D. F.
Tel: 5-53-20-40

Ajusco No. 61
Col. Alpes
México 20, D. F.
Tel: 5-93-64-05

MARTIN MEJIA ESPINOSA Calle Cadena No. 177 Col. Metropolitana México 9, D. F.

GERMAN MONROY AYALA iente 55 No. 335
la de Cortes.
ico i3, D. F.
\( 5-33-27-14 \)

ORTEGA OLIVARES
C 838 Edif. G-303
Ces Tetepilco
D. F.
2-95-07

SO ORTIZ AGUILAR
113
5
12

## EMPRESA Y DIRECCION

UNIVERSIDAD AUTONOMA METROPOLITANA IZTAPALAPA 'Av. Michoacan y la Purisima Iztapalapa México 13, D. F. Tel: 5-81-50-55 Ext. 221

INSTITUTO NACIONAL DE ENERGIA NUCLEAR Providencia 1229 Col. del Valle México 12, D. F. Tel: 5-75-60-96


COLEGIO DE CIENCIAS Y HUMANIDADES Canal de San Juan y Prolonyacion de Plutarco Elias C. Tepalcates México 9, D. F.

INSTITUTO MEXICANO DEL SEGURO SON CIAL Paseo de la Reforma No. 194 México, D. F.

COLEGIO DE CIENCIAS Y HUMANIDASS Canal de San Juan y Prolong. Plutarco Elias C. Col. Agrícola Oriental México, D. F.

DIN, INGENIEROS Quintana Roo No. 141 Desp. 403 Col. Condesa México 11, D. F. Tel: 5-74-40-28

,	$\mathcal{U}$		$\bigcirc$	,		
Ŋ	HORA	Final	FONUNCE	LUGAR	HORAS	PELUYON
EI	9:00-13:00	PROBLEMAS DE APLICACION Y UTILIZACION DE MINICONPU- TADORAS	Y KERLAUDIO KURTA Y AYUDAHTE	FACULTAD DE CIEM- CIAS	4	548-65-0 ext. 428
I	14:30-16:30	PROBLEMAS DE COMPTICACION	FEDTRICO KUHLMANN R.	FACULTAD DE INGE/ NIERTA	2	550-00-4
	16:30-18:30	MESA REDOVIDA	LOS FROTMOOREG	FACULTAD DE INGL- NICRIA	2	548-99-5



# DIRECTORIO DE ASISTENTES AL CURSO DE APLICACION DE MINICOMPUTADORAS (26 Y 27 DE NOVIEMBRE 3,4,10 Y 11 DE DICIEMBRE DE 1976 )

# NOMBRE Y DIRECCION

27. CARLOS ORTIZ ROSAS Guacemala 16-17 México 1. D. F.

. ,- .

- 28. ING. SALVADOR PANAMEÑO MARTINEZ Corro de la Estrella No. 137 Col. Campestre Churubusco México 21, D. F. Tel: 5-49-45-90
- 29. LIC. VICTOR M. PEREZ TORRES Av. Framboyanes No. 106 La Perla Netzahualcoyotl México, D. F.
- 30. JUAN RIVAS SANCHEZ 3a. Privada de Tula No. 7 Col. Sta. Ma. Maninalco México 16, D. F.
  - 31. MIGUEL ANGEL RODRIGUEZ CHAVEZ Berlin 13 del Carmen Coyoacán México 21, D. F. Tel: 5-54-10-75
  - 52. ROBERTO RODRIGUEZ LEYVA Calle 16-4 Col. Moctezuma México 9, D. F.
  - 33. ING. JOSE H. SALINAS ALTES Rincónada Diligencias 19-A Lomas Verdes Naucalpan, Edo. de México Tel: 5-72-52-57

# EMPRESA Y DIRECCION

U.N.A.M. Canal de San Juan y Prol. Plutarco E. Calles México, D. F.

NACIONAL FINANCIERA Isabel la Católica No. 51-3er.P. México I, D. F. Tel: 5-10-11-24

COLEGIO DE CIENCIAS Y HUMANIDADES Av. Canal de San Juan s/n Col. Agricola Oriental México, D. F.

COLEGIO DE CIENCIAS Y HUMANIDADES Canal de san Juan Col. Agricola Oriental México, D. F.

COLEGIO DE CIENCIAS Y HUMANIDADES Canal de San Juan y Prolongacion Plutarco E. Calles México, D. F.

COLEGIO DE CIENCIAS Y HUMANIDAD Av. Canal de San Juan s/n Tepalcates México, D. F.

INSTITUTO MEXICANO DELPETROLEO Av. de los Cien Metros No. 132 San Bartolo Atepehuacan México 14, D. F. Tel: 5-67-66-00 Ext. 358

# CIRECTORIO DE ASISTENTES AL CURSO DE APLICACIONES DE MINICOMPUTADORAS (26 Y 27 DE NOVIEMBRE 3,4,10 Y 11 DE DICIEMBRE DE 1976)

# NOMBRE Y DIRECCION

## EMPRESA Y DIRECCION

- 34. GUILLERMO SANTILLAN BALTAZAR Calle "R" Edificio 42-4 Prados Coyoacán México 22, D. F.
- COLEGIO DE CIENCIAS Y HUMANIDADES

35. ING. LEDA SPEZIALE DE GUZMAN Av. Centri No. 23 Col. Centinela México 21, D. F. Tel: 5-49-21-33

FACULTAD DE INGENIERIA, UNAM Ciudad Universitaria San Angel México 20, D. F. Tel: 5-48-96-64

36. JOSE R. TELICH
Mar Banda 18
Col. Popotla
México 17, D. F.
Tel: 5-47-36-09

HOSPITAL ESPAÑOL Av. Ejército Nacional 613 Col. Granada México 5. D. F. Tel: 5-313300 Ext. 218

37. TEC. SALVADOR TORRENTS JIMENEZ Calz. Nonoalco 217-A-204 Tlatelolco México 3, D. F. Tel: 5-83-18-81

PETROLEOS MEXICANOS Av. Marina Nacional No. 329 México, D. F. Tel: 5-45-74-60 Ext. 3268

38. ING. CARLOS VADILLO ROCA Cda. Cerro de la Miel No. 26 Col. Romero de Terreros México 21, D. F. Tel: 5-54-91-05

DIN INGENIEROS, S. C. Quintana Roo No. 141-403 Col. Hipódromo Condesa México, D. F. Tel: 5-74-40-38

59. ING. JOAQUIN VALLE CUELLAR Nicolás Bravo No. 117-A Chihuahua, Chih.

SECRETARIA DE RECURSOS HIDRAULISTA Aldama y 3a. Chihuahua, Chih. Tel: 2-09-93

## APLICACION DE MINICOMPULADORAS

## DIRECTORTO DE PROPOSORES

DR. VOCTOR CARMA CREESER

JUNE DAE DEPARTAMENTO DE

ANTERIA MEMANICA E LEURATOR

MACCILIAD DE ENCANTERIA, LAM

CIUDAD UNIVERSITARIA

MEMECO 20, D.F.

MINES 550.00.40 y 548.99.58

USC. JORGE CIL MENDIETA
UDEN DEN DEPARMENTO DE DIFUSICA DE SISTEMAS
ERSPITUTO DE INVESTIGACION EN NATEMATICAS APLICALAS
Y EN SISTEMAS, UNAM
CIUDAD UNIVERSITARIA
NUXTCO 20, D.F.
TEL: 550.52.15 6 548.33.60 ext. 4581

DR. A TOLFO CUZYAN ARENAS
INVESTIGACION EN MATEMATICAS L'ALICADAS
Y LN SISTEMAS, UNAM
CIUDAD UNIVERSITARIA
MEXICO 20, D.F.
TEL: 548.65.00 exc. 420

M. WM C. CERTRUDIS KURCH DE LARA COURDINADORA DEL LABORATORIO DE CIBERNETICA FACULTAD DA CIBACIAS, UNAM CIUDAD UNIVERSITARIA MEXICO 20, D.F. TEL: 548.65.00 ext. 428 M. IN I. PEDERTO KULTMANN RODRIGUEZ
JEFE D: LA SECCION DE CONTROL
FACULITAD DE INCLRIERTA, UNAM
CIUDAD UNIVERSITARIA
MEXICO 20, D.F.
TEL: 548.99.58 y 550.00.40

M. A. C. MARCHAL PORTITLE I CTERTSON SECRETARIO DEL DEPURPARIONI I DA INGENTERIA MECANICA Y ELECTRICA FACULTAD DE INGENTERIA, UNAM CEUDAD UNIVERSITARIA MENICO 20, D.F. TEL:548.99.58 y 550.00.40

ING. RAYMUNDO SECOVIA
INVESTICADOR DE TIEMPO COMPLETO
INSTITUTO DE INVESTIGACION EN MATEMATICAS
APLICADAS Y EN SICTEMAS, UNAM
CIUDAD UNIVERSITARIA
MEXICO 20, D.F.
TEL: 548.65.00 ext. 420

INC. ALBERTO TUBILLA
SECRETARIO DEL INSTITUTO DE INVESTIGACION
EN MATEMATICAS APLICADAS Y EN SISTEMAS, UNAM
CIUDAD UNIVERSITARIA
MEXICO 20, D.F.
TEL: 550.00.47 y 550.52.15 ext. 45.87